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Summary
In this thesis, an integrated bake/chill system for microlithography process
using a stream of air is introduced. This system has the ability to deliver uniform
temperature distribution across the wafer surface and to achieve a fast tempera-
ture transient response. Intuitively, uniform airflow in terms of temperature and
velocity can ensure good temperature uniformity across the wafer surface. We also
expect the transient response to be relatively proportional to the velocity of the
airflow. This novel idea is verified by the wind tunnel experimental results.
In the first design, a simple prototype which tries to emulate the wind tunnel
environment with its simple and small structure is presented. According to the
simulation and experimental results, this prototype can deliver reasonably good
temperature uniformity across the wafer surface. However, this design has some
major drawbacks: 1). Low energy efficiency. A lot of energy will be lost from
the single layer steel stainless wall. 2). Because the wafer is immersed into the
chamber, there will be a layer of “crust” on the top surface of the photoresist which
prevents the solvent from evaporating from the photoresist. This will affect the
function of the photoresist. 3). The temperature uniformity across the wafer is
hard to control. Therefore, a box-type chamber is introduced to overcome these
limitations.
In the box-type chamber design, the function of the linearly taped bottom
surface is to achieve different airflow velocity profile along the passage so that
desirable heat transfer coefficient distribution can be achieved. Therefore, good
temperature uniformity across the wafer surface can be achieved during the baking
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process. In addition, the wafer sits on top of the chamber and is heated up by only
back-heating so that “crust” can be avoided on the top surface of the photore-
sist. Also, the airflow can be recirculated into the chamber to increase the energy
efficiency.
Ideally, a nonlinear profiled bottom surface should be designed to achieve bet-
ter temperature uniformity. However, such a surface will be very difficult to achieve
as the analytical relationship between surface profile and temperature uniformity
is extremely complex. A 2-slope profile for the bottom surface is investigated and
simulation results show the effectiveness of this profile. In addition, the effects
of the airflow velocity and airflow temperature on the temperature uniformity are
also evaluated through extensive simulations.
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The objective of this thesis is to develop a novel integrated bake/chill system
which will deliver uniform temperature on a wafer in a microlithography process.
This system has the ability to control the temperature uniformity across the wafer
surface and to obtain a fast temperature transient response. To achieve this re-
search goal, two designs were evaluated in this thesis. The design, modelling and
simulation of both designs will be addressed in this thesis.
This chapter is organized as follows. Section 1.2 presents the challenges and
trends in the semiconductor industry. An overview of the bake/chill steps in mi-
crolithography and a discussion on the temperature effects on Critical Dimension
(CD) are given in Section 1.3. This is followed by Section 1.4 where existing meth-
ods which achieve the temperature requirements are discussed. The scope of the
thesis is presented in Section 1.5 and Section 1.6 gives the thesis organization.
1
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1.2 Challenges and Trends in the Semiconductor
Industry
Continuous growth of the semiconductor industry has been fuelled by the con-
tinual development of new technological marvels. At the same time, the industry
continues to face several challenges: increasing cost, shortening product cycle time
and increasing product diversity [1]. The most obvious challenge is the increasing
capital cost. The increasing rate of the capital cost is faster than that of revenues.
Currently, the cost of setting up a plant for chip manufacturing is nearly $10 billion,
and more than 60% of this cost can be attributed to equipment [2].
In order to reduce the impact of the roaring cost, larger wafers are used and
at the same time, efforts are made to decrease the Critical Dimension (CD) of the
devices so that more devices can be fabricated on a single wafer. Thus the cost
pressure is compensated by increasing the production volume. CD refers to the
dimension of the smallest feature size, such as the gate line width, in a device.
According to the International Technology Roadmap for Semiconductor, DRAM
CD control of 2.2 nanometer (nm) is required by 2018. In the mean time, the
industry is also moving towards 450-mm wafer by 2012 [3].
In semiconductor manufacturing, the ability to control the CD and its uni-
formity is important. Traditionally, gate CD control is the most critical in mi-
crolithography because the variance in the gate line width has significant impact
on the device speed and performance [4]. Amongst all the semiconductor manu-
facturing processes, CDs are directly influenced by microlithography, etching and
deposition processes [5][6]. In this thesis, I focus on the temperature effects of the
microlithography process on CD control. During the baking steps of microlithog-
raphy, not only is the temperature uniformity at steady state important, but the
temperature uniformity during transient will also affect the CD. In the next sec-
tion, an overview of the bake/chill steps in the microlithography process and the
temperature effects on CD are discussed.
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1.3 Microlithography
Microlithography is the process of transferring an image from a mask to a
resultant pattern on a wafer. It is the most complicated, expensive and critical
process in device fabrication. More than one third of the manufacturing cost
comes from the microlithography, and this percentage is still constantly rising
[7]. Thus there is increased interest in monitoring and controlling the various
steps in microlithography. In this section, an overview of the bake/chill steps in
microlithography is first described, followed by the discussion on the temperature
effects on CD in microlithography.
1.3.1 Bake/Chill Steps in Microlithography
Figure 1.1 illustrates the typical steps in a microlithography process [7]. It can
be seen that there are four steps involving baking. They are: dehydration bake,
soft bake, post exposure bake (PEB) and hard bake. Each of these baking steps
plays a major role in the overall microlithography process.
The purpose of dehydration bake is to reset the wafer surface to a dehydrated
condition which is conducive to good photoresist adhesion. When the wafer is
exposed to moisture, the surface condition becomes hydrated. As photoresist does
not adhere very well to a hydrated surface, before coating the photoresist on the
wafer surface, a heating operation is used to change the surface condition from a
hydrated to a dehydrated one. Under this dehydrated condition, the photoresist
will adhere better to the wafer surface. In most masking processes, the temperature
requirement for the dehydration bake is from 150 ◦C to 200 ◦C.
After coating a layer of photoresist on the wafer surface, the wafer goes to a
second bake step, called the soft bake. The purpose of the soft bake is to evaporate
a portion of the solvent in the photoresist. The principal role of the solvents
is to allow the application of a thin layer of resist on the wafer surface. After
this role is fulfilled, the presence of the solvent can interfere with the rest of the










Figure 1.1: Typical steps in microlithography
process. The first interference occurs during the exposure step. The solvent in the
resist can absorb the exposed radiation, thus interfering with the proper chemical
change in the photosensitive polymers. The second problem is with the resist
adhesion. Complete evaporation of the solvent is necessary for good adhesion.
The temperature and time ranges for the soft bake are photoresist dependent and
provided by the resist manufacturer.
Once the exposure step is completed, the wafer will be moved to the third
baking step, which is the Post Exposure Bake (PEB) step. According to current
practice, only PEB requires high temperature uniformity across the entire wafer
surface. The purpose of the PEB step is to minimize standing waves and to activate
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the photo acid produced during the exposure step. This is called a deprotection
reaction. During processing, PEB temperatures must be rapidly ramped up to a
target temperature and maintained at that temperature for a specific time period,
followed by a rapid drop to near ambient temperature [8]. The target temperature
and the time period for which this temperature is maintained are photoresist de-
pendent. The target temperature is typically between 90 ◦C to 140 ◦C, and the
time period is from 60 to 90 seconds. The objectives of this research is focused
on the PEB step, where a system is to be designed and developed to achieve tem-
perature uniformity over the wafer surface. Ideally the temperature uniformity is
expected to be less than 0.1 ◦C.
After the development cycle which follows the PEB step, the fourth baking
step, called the hard bake, will follow. The purpose of the hard bake is the same
as that of soft bake: the evaporation of solvents to harden the resist and to achieve
good adhesion of the resist to the wafer surface [9]. As in the soft bake, the
temperature and time ranges for the hard bake are also photoresist dependent.
The nominal hard bake temperatures are from 130 ◦C to 200 ◦C for 30 minutes in
a convection oven.
Based on above discussion, it can be seen that temperature control is critical
to the CD control in microlithography. In the next section, the temperature effects
on the CD will be discussed.
1.3.2 Temperature Effects on CD in Microlithography
The increase in complexity of integrated circuits (IC), coupled with the de-
creasing size of individual circuit elements, places more stringent demands on the
fabrication process, particularly with respect to controlling the variations in the
CD. In microlithography, any drifts and variation in the process variables such as
exposure, temperature, resist thickness and developing time, will affect the final
CD on the wafer [5][10][11]. Soper [12] analyzed the relationship between CD and
exposure energy and Miller [13][14] controlled CD in lithography by manipulat-
Chapter 1. Introduction 6
ing the developing time. It was found that CD varies as a function of the resist
thickness [10] and resist thickness has to be well controlled to achieve good CD
uniformity [4],[15]-[18].
The effect of temperature on CD has also been studied extensively. In par-
ticular, the main contributors to CD variance are temperature uniformity and the
period that the baking process at a constant specified temperature. The latter is
conveniently referred to as PEB time. Some experts attribute up to 30% of the CD
error budget to PEB temperature variations from hotplate to hotplate or within
the plate [19]. It has also been observed that a 1 ◦C variation in temperature
during the PEB step can result in a 10 nm variation in the line width measure-
ment [20][21]. This constitutes a 5-6% error in processes at the 180nm node. A
9% variation in CD per 1 ◦C variation in temperature has been reported for a
Deep Ultraviolet (DUV) resist [22]. In general, CD is more sensitive when wafer
temperature is ramping up than when the wafer temperature is chilling down [23].
As for the effect of PEB time, Figure 1.2 shows that the CD decreases with an
increasing square root of the effective PEB time [24].
Figure 1.2: Line width change as a function of PEB time [24]
Table 1.1 shows the temperature requirements for different thermal processing
steps in microlithography [25]. As the CD continues to shrink, the temperature
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uniformity requirement becomes more stringent. Ideally the PEB temperature
uniformity should not be more than 0.5 ◦C. According to Table 1.1, the PEB step
also has the most stringent temperature requirement.
Table 1.1: Temperature sensitivity of the thermal steps in lithography [25]
Thermal Step Purpose Temperature Range (◦C) Precision Required (◦C)
HMDS Bake promote Adhesion 70− 150 ±5
ARC Bake cure ARC 90− 180 ±1− 2
Soft Bake drive off solvent, density
resist, stabilize thickness
90− 140 ±1
PEB Bake i-line resist: smooth stand-
ing waves
90− 180 ±0.5− 1
PEB Bake DUV resist: deblock ex-
posed resist
90− 150 ±0.12− 0.5
Post-develop Bake improve etch stability 120− 180 ±1
So far, the importance of temperature control and the temperature require-
ments for different baking steps in microlithography have been presented. In the
next section, the existing methods to achieve these temperature requirements will
be discussed.
1.4 Methods to Achieve Temperature Require-
ments
In order to achieve the tight temperature specification required by the mi-
crolithography steps, two approaches have been adopted. One is to improve the
design of the thermal processing equipment, and the other is to implement certain
temperature control techniques. Both methods have been used in practice.
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1.4.1 Design of Thermal Processing Equipment
In the conventional approach, the baking operation is performed by placing
the wafer on a temperature controlled hotplate which has a large thermal mass. In
this method, heat is quickly conducted from the hot plate through the backside of
the wafer to the resist. The resist is heated from the wafer-resist interface upward,
which minimizes the potential for solvent entrapment [5]. It is then mechanically
moved to a chill plate for the cooling down phase.
Besides the bake plate method, there are also the options of infrared (IR),
microwave, and convection heating for baking, but these methods are almost al-
ways used in nonautomated fabrication or laboratory operations. Table 1.2 shows
the summary of different bake methods and their performances [9]. Infrared and
microwave heating are faster than the hot plate heating, but their temperature con-
trol abilities are not as good as that of the hot plate. There are several drawbacks
to convection oven baking. One of them being the batch-to-batch temperature
variation, and the other is that, within the oven, there are different locations with
varying rates of heat transfer, depending on the gas flow. In addition, because
the wafer is immersed in the oven, a process problem associated with convection
heating is the tendency of the top layer of resist to form a layer of crust, thereby
trapping solvents in the resist.
Table 1.2: Summary of different bake methods [9]
Method Temperature Control Productivity type Queuing
Hot Plate Good Single to small batch Yes
Convection Oven Average-Good Batch Yes
Vacuum Oven Poor-Average Batch Yes
I.R.Moving Belt Poor-Average Single No
Conductive Moving Belt Average Single No
Microwave Poor-Average Single No
In the current semiconductor industry, the single hotplate method is the most
commonly used method for baking. In this method, temperature control is achieved
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on the hotplate via feedback of temperature on the hotplate instead of that on the
wafer. Hence temperature control on the wafer is indirectly obtained via control
of the hotplate temperature. Therefor temperature control on the wafer is inferred
from the temperature control on the bake plate. With regular maintenance and
calibration of the hotplate, this method has worked well for smaller wafer, but
problems exist for larger wafers. Table 1.3 shows the measurements on a tracker
system currently used in the production line in a local manufacturing facility. The
set point is 130 ◦C, and the maximum temperature difference is 0.05 ◦C on an 8-
inch hot plate where seven temperature readings at different locations were taken.
For the 8-inch wafer on the hot plate, the maximum temperature difference go up
to 0.15 ◦C where nine temperature readings at different locations were taken. It
can be seen that wafer temperature uniformity is worse than that of hot plate.
Table 1.3: Temperature of hot plate and wafer from a tracker system










Tave (deg) 130.01 130.10
Tmax (deg) 130.02 130.19
Tmin (deg) 130.00 130.10
∆T (deg) 0.02 0.15
In most heat transfer problems, maintaining temperature uniformity is difficult
because of non-uniform heat losses at the boundaries between the wafer and the
ambient. For large wafer surface the difference in heat loss between the center and
the edge becomes more significant. So in order to achieve good temperature uni-
formity on the wafer, one way is to adopt the concept of multi-zone baking. Each
zone is controlled independently in an appropriate manner in order to compensate
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for additional heat losses at the boundaries. However, this increases the complex-
ity of the heater design. Recently, Dainnippon Screen Manufacturing Company
(DNS) developed a hotplate which is analogous to an infinite zone [19]. It uses
heated water vapor as the thermal transfer medium. The plate is heated by rising
water vapor which condenses on the internal surface of the plate in an exothermic
reaction. The heat from the condensation is more aggressive on cooler areas of the
plate, ensuring fast response and uniform temperature.
Conventional heating systems in the industry also involves wafer transfer from
one hotplate to a chill plate. During such transfers, temperature control on the
wafer is completely lost. There is also generally no attempt to determine the wafer
temperature throughout the entire process. One possible solution for this prob-
lem is to integrate the bake/chill steps into a single station. With the integrated
system, bake and chill can be carried out on the same plate. More importantly,
temperature control on the wafer is not interrupted because the handling of the
wafer is minimized [26]. In Schaper’s design [27][28], a thermal cycling unit for
baking and chilling was developed. The unit includes a circulating fluid that can
be switched between hot and cold reservoirs and serves as the dominant means
for heat transfer. A set of thermoelectric devices is used in conjunction with the
hot/cold fluid to provide additional control at various spots where needed. This
made wafer temperature control possible by directly feeding back the temperature
on the wafer. This module can also be extended into multi-zone settings. This is
one of the best schemes where direct temperature control on the wafer is achieved.
1.4.2 Modelling and Temperature Control Techniques
Besides the improvement in design, temperature control techniques can also
be used to achieve the required temperature profile. The use of advanced control
is critical to the future progress in the semiconductor manufacturing industry,
wherein modelling plays a crucial role because a more precise model can facilitate
better control performance. Control techniques must also make use of more in-
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situ measurements to control a variety of temporal and spatial scales. In-situ
refers to processing steps or tests that are done without moving the wafer and
in-situ measurement means a measurement made while a silicon wafer resides in
the processing chamber or tool [29].
In order to gain insights into the heat transfer to the wafer and to improve
the wafer temperature uniformity, an exhaustive heat transfer analysis of the bake
equipment was conducted by Ramanan [30]. A lumped heat transfer model was
also developed by Zhou [31] to simulate the transient response of the temperature
on the wafer after being placed on the bake plate. A collection of more detailed
feature-based thermal models has also been developed, taking into consideration
the plate construction features including chuck heating/cooling methods, sensor
placement and the effects due to vacuum grooves, access holes, support pins and
edge-gap [32]. A lumped heat transfer model combined with a mass transfer model
for solvent diffusion was also developed to predict the major effects of photoresist
baking for photolithography [33]. The rapid thermal processing (RTP) techniques
have also been used to process single wafers with larger diameters. Modelling work
for RTP can be found in references [34]-[36]. In a RTP system, uniform wafer
temperature distribution can be achieved by controlling the relative power settings
of the RTP’s lamps [37].
Normally when a wafer at an ambient temperature being placed on a tem-
perature controlled hotplate, the hotplate temperature profile will drop and then
return to a set point. This is referred to as loading effect. A minimum time control
scheme is used to improve repeatability by minimizing this loading effect [38]. This
optimal scheme has a much faster performance than the scheme based on linear
programming [39]. For multi-zone hotplate, one of the difficulties to achieve precise
temperature control is the thermal interference among different zones. This ther-
mal interference makes the system quite nonlinear and so it is difficult to realize the
precise temperature control system based on a conventional Proportional-Integral-
Derivable (PID) controller. In order to suppress the thermal interference of the
different zones and to achieve good temperature uniformity, Matsunaga proposed
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a method to control the average and the gradient in temperature on the hotplate
surface [40].
Dress developed an iterative, self-optimizing algorithm which determine the
power to each independent zones throughout the entire baking process so that
uniform temperature across the photomask surface can be achieved [41]. This al-
gorithm utilizes temperature readings provided by an array of 13 sensors imbedded
into the surface of a test mask. Based on the data readings during one bake run,
a given recipe was recalculated by a special strategy with the goal to achieve a
smaller temperature range during next bake process. The recalculated recipe is
then run and new measurements are made. This iterative optimization loop is
repeated until the total range of temperature values of the sensor mask is below a
pre-defined threshold value.
In current wafer baking facilities, Proportional-Integral (PI) controllers are
mainly used to control the bake plate temperature without feedback of the wafer
temperature. Wafer temperature is deduced by controlling the temperature of the
bake plate or processing chamber. In practice, it is difficult to find suitable in-
situ temperature sensors to measure wafer temperature directly, due to the risk
of contamination when the sensors come in contact with the wafer. Thus closed
loop control using temperature feedback from the wafer is severely limited [35].
Table 1.4 summarizes four wafer temperature measurement techniques used in
industry: thermocouple, pyrometer, diffuse reflectance spectroscopy and acoustic
thermometry [2]. The use of thermocouple is simple, and is widely used in industry
due to its low cost. However, the biggest problem is that it requires mechanical
contact which may contaminate the wafer. The use of a pyrometer is noninvasive
as it is optical in nature. However, its biggest problem is that it is subjects to
interference by all sources of light in the environment. Similar to the pyrometer
technique, the diffuse reflectance spectroscopy technique is also an optical based
technique. It is noninvasive, and insensitive to background radiation. However, its
signal level is relatively weak compared with that of a pyrometer. For the acoustic
thermometry technique, its biggest advantage is its wide temperature range, but
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its limitation is that it requires contact of the wafer surface. For temperature
control in a microlithography process, noninvasive temperature measurement is
the most ideal to realize the in-situ measurement. Most noninvasive techniques
measure temperature from the electromagnetic spectrum [42]. One exception is
acoustic temperature measurement, which relies on the measurement of the speed
of sound. Researchers from Stanford University are working on an in-situ acoustic
temperature sensor for wafer temperature measurement [43]-[53]. Currently, this
acoustic temperature sensor is still at the development stage.
Table 1.4: Pros and cons for four wafer temperature measurement techniques
Techniques Advantages Disadvantages
Thermocouple
¦ easy to use
¦ low cost
¦ can not be used in hostile environment
¦ require mechanical contact
¦ sensitivity depends on placement
Pyrometer
¦ all-optical, noninvasive
¦ require a single optical port
¦ unknown or variable wafer-back emissivity
¦ limited temperature range




¦ directly measure temperature
¦ insensitive to background radiation
¦ can be applied to a wide range of
optical access geometries
¦ wafer temperature map capability
¦ require two optical ports
¦ relatively weak signal level
Acoustic Thermometry ¦ wide temperature range
¦ sample emissivity not a factor
¦ intrusive to the reaction chamber
¦ physical contact required
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1.5 Scope of Thesis
In order to achieve uniform temperature distribution across the wafer surface,
two conditions should be satisfied as follows:
1. Uniform temperature distribution near the wafer surface.
2. Constant heat loss throughout the whole wafer surface.
Most equipment designs for temperature uniformity try to meet these two
requirements which cannot be achieved easily. For example in a hot plate, the
concept of multi-zone hot plate is to reduce the heat loss difference between the
center and edge of the wafer, while the method of proximity baking is adopted
to achieve uniform temperature distribution near the wafer surface. However, the
conventional hot plate system is very complicated and bulky. The temperature
transient response is also slow because metal has a large thermal mass.
In the proximity baking method, there is a thin layer of air gap between the
hot plate and wafer surface. The heat is transferred first from the hot plate to the
air gap and then to the wafer surface. This air gap helps to make the temperature
distribution more uniform near the wafer surface.
One approach which has not been investigated is the use of air flow to bake
the wafer. There may be several advantages in this approach. First of all, it
has simpler mechanics compared with a hot plate design. Secondly, the transient
response is faster because air has lower thermal mass. This is specially useful when
a time-varying temperature profile is required for the baking/chilling process. In
addition, high temperature uniformity across the wafer surface can be achieved.
Last but least, ease of integration is also one of the important advantages.
The above two fundamental conditions for uniform temperature are still valid
in designing air flow baking system. For example, uniform temperature near the
wafer surface can be achieved by a proper chamber design, and constant heat loss
from the wafer surface can be achieved by varying the air flow velocity at different
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points of the wafer. It is also expected that the transient response is relatively
proportional to the velocity of air flow.
Here, I consider a single wafer system with integrated bake and chill step.
This idea was verified by using an experimental wind tunnel. Experimental results
show that uniformity in both velocity and temperature of the airflow can deliver
reasonably good temperature uniformity across the wafer surface. Once the proof
of concept was successfully conducted, I set about designing the first experimental
rig which is considerably simpler than the wind tunnel. Extensive simulations were
first conducted to determine the configuration of this prototype. Simulations were
carried out using a computational fluid dynamics (CFD) package called FLUENT.
Simulation results agreed reasonably well with experimental results.
However, there is no direct mechanism in the first prototype design which can
affect the temperature uniformity across the wafer. In addition, the first prototype
cannot prevent crusting from occurring on the top surface of the photoresist be-
cause the wafer is immersed in the hot air stream. This design is still not efficient
in energy because a lot of hot air is exhausted from the outlet at the top. This led
to the consideration of the box-type chamber design.
The box-type chamber design takes the form of a baking chamber on which
the wafer is placed. A stream of hot air is passed through the chamber below
the wafer. Heat is transferred from the hot air to the wafer from the bottom
surface of the wafer. This back heating avoids the “crusting” phenomenon. If the
chamber has a uniform cross section, heat will be lost along the direction of flow
and eventually the far-end of the wafer will be cooler. As a result, temperature
uniformity across the wafer will be very poor. In our innovation, I have designed
a tapered chamber through which the hot air flows. The idea is to control the
speed of the air flow through the channel which in turn improves the coefficient
of heat transfer between the hot air and the wafer. This helps tremendously in
achieving temperature uniformity of the baked material. Numerical analysis and
simulation results are used to support our design. I show how the gradient of
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the tapered channel affects temperature uniformity and I are able to deduce the
optimal gradient under simulation conditions.
Ideally, a chamber with a nonlinearly profiled bottom surface should be de-
signed to achieve better temperature uniformity, but such a surface will be very
difficult to obtain due to the complexity of the relationship between the surface
profile and temperature uniformity. However, a two-slope profile for the bottom
surface is investigated and simulation results show its effectiveness. Besides the
surface profile, the effect of air flow velocity and temperature are also investigated
through extensive simulations.
The major contribution of this thesis can be summarized as follows:
1. Two conditions for uniform temperature distribution across a wafer surface:
uniform temperature distribution near wafer surfaces and constant heat loss
throughout the whole wafer surface.
2. A simple mechanism and apparatus is designed to deliver good temperature
uniformity across the wafer surface: box-type chamber with the specially
designed curvature for the chamber bottom surface.
1.6 Thesis Organization
This thesis consists of 7 chapters and is organized as follows. Chapter 1 covers
the introduction, which discusses the project’s objectives, some of the challenges
faced by the semiconductor industry, the temperature effects on the CD in mi-
crolithography process and methods to achieve uniform temperature distribution
across the wafer surface. Chapter 2 presents an overview of the state of art and
related prior art for wafer bake and chill systems. Chapter 3 shows the wind tun-
nel experimental results to demonstrate a proof of concept. This is followed by
Chapter 4 where the first generation prototype is designed and simulation results
as well as experimental results are given. After that, Chapter 5 provides a box-
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type chamber design with the specially designed curvature for chamber bottom
surface. A general mathematical model is first presented. Analysis and simula-
tion results based on linearly profiled bottom surface with different slope angle are
given. Chapter 6 presents a chamber with more general profile, 2-slope profile, for
the bottom surface. It shows that a nonlinearly profiled bottom surface can achieve
better temperature uniformity. The effects of flow velocity and temperature on the
wafer temperature are investigated. Finally, Chapter 7 summaries the results and
some future topics are provided.
Chapter 2
Overview Of Wafer Bake/Chill
System For Microlithography
In this chapter, a survey as well as related prior arts on state of the art
for wafer bake/chill system used in microlithography process will be presented.
The objective is to evaluate the different technologies used in the current wafer
bake/chill system.
2.1 State of the Art
Thermal processes such as wafer baking and chilling during the Post Expo-
sure Bake (PEB) are important steps in microlithography in the semiconductor
industry. In PEB, to achieve desirable physical and chemical results, wafers are
heated to a specified temperature, which is subsequently held for a certain period
of time before cooling down. The wafer temperature control in PEB is critical be-
cause it affects the chemical reaction involving the photoresist. In addition to fast
temperature transient response, stringent temperature uniformity over the wafer
surface is required.
A thermal cycling period of the PEB step is typically completed within 120
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seconds, including the phases of temperature ramp up, constant temperature bak-
ing, and cooling down. The ramp up and the cooling down phases are required to be
completed as fast as possible. During the constant temperature baking phase, the
temperature is required to be constant and uniform. Typical PEB temperatures
are between 90 ◦C to 120 ◦C. According to some literature [25], during the PEB
step, the temperature uniformity over the whole wafer surface should ideally be
within 0.1 ◦C, which is difficult to achieve for a 300-mm wafer by the technologies
currently used in the industry.
In the current industrial practice, the baking is performed by placing the wafers
on hot plates with their temperatures controlled by some heating devices. To cool
down the wafers after baking, the wafers are physically moved to chilling plates by
some mechanical means. Figure 2.1 shows two examples of track machines with the
hot plate baking/chilling systems. Figure 2.1(a) shows a baking/chilling system
with several hot plates and chilling plates placed in a row. Figure 2.1(b) shows a
more advanced system with several layers of plates stacked inside its cabinets.
(a) (b)
Figure 2.1: Track systems used in semiconductor manufacturing industry
In order to achieve better temperature uniformity, multi-zone hot plate baking
systems have been proposed. Figure 2.2 shows one of the multi-zone hot plate
systems developed at the National University of Singapore. In this system, the
multi-zone hot plate is configured in a semicircular arrangement with many heater
cartridges embedded in each zone, as shown schematically in Figure 2.2(b). In
order to control the temperature at each zone individually, the heater cartridges in
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each zone are controlled independently. This semicircular hot plate is suspended
above the wafer surface as shown in Figure 2.2(a). The chiller plate is installed
beside the hot plate. Throughout the baking/chilling process, the wafer rotates
underneath the hot plate. It is expected that the uniform temperature distribution
across the wafer surface can be achieved by the following two means: (1) Rotating
the wafer at a certain high speed. (2) Controlling the temperature at each zone
of the hot plate, based on the feedbacks of the temperatures of different areas of
the wafer surface. The control is assisted by setting the temperature of the chiller
plate. This baking system is still at the developmental stage in the laboratory.
(a) Multi-zone baking system (b) Multi-zone hot plate embedded
with heating cartridges
Figure 2.2: NUS multi-zone hot plate baking system
In general, the conventional baking methods based on hot plate are as follows:
1. The baking and chilling systems are bulky and complicated with the integra-
tion of mechanical, thermal, electrical, and control systems.
2. Good temperature uniformity across the wafer surface is difficult to achieve
because the central regions and the edges of the wafers and the hot plates
have different heat losses.
3. Multi-zone hot plate design may achieve a better wafer temperature distri-
bution. However, the configuration and control of the large number of heater
cartridges is a complicated problem yet to be resolved.
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4. The temperature transient response is slow because of the large thermal mass
of the hot plate.
5. The wafer temperature control is lost during transfers from the hot plate to
the chill plate.
6. Mechanically moving the wafer from the hot plate to the chill plate needs
additional complicated mechanical devices. And the transfer could possibly
contaminate or damage the photo-resist coated wafers.
For these reasons, many attempts have been make to re-design baking systems
that are more effective and efficient. The following section is a survey based on a
patent search.
2.2 Related Prior Art
There are a number of methods that have been proposed and patented for the
wafer baking process. They can be broadly divided into four categories depending
on the heat transfer mechanisms namely conduction, convection, radiation and
combination thereof.
2.2.1 Conduction Approach
In the heat conduction method, baking is performed by placing the wafer in
close proximity to a temperature controlled hot plate for a specific period of time.
It is then mechanically moved to a chill plate for chilling. Following are three
examples to achieve uniform temperature distribution based on hot plate method.
Figure 2.3 shows an example of such a hotplate [54]. The hot plate includes
a spiral shaped main electrical resistance heater and two auxiliary single turn
heaters which are located respectively at the center and the periphery of the hot
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plate. Each heater is controlled independently to provide a uniform temperature
distribution across the plate.
Figure 2.3: Schematic of hot plate
Figure 2.4 shows an integrated bake/chill system based on hotplate [55]. This
system will make wafer loading and unloading minimal. Uniform temperature on
the wafer surface can be achieved by minimizing air movement between wafer and
the baking plate.
 
Figure 2.4: Schematic of an integrated bake/chill system
Figure 2.5 shows a hotplate with a variable top surface [56]. The deeper
cavity in the center part conducts less heat to the substrate on the top, while the
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shallower cavity around the periphery part conducts more heat to the substrate to
compensate the heat loss at the substrate edge.
 
Figure 2.5: Schematic of hot plate with variable surface
One of the important advantages of using such a hot plate is its good tem-
perature control. It is still the most popular method used in current wafer baking
applications, although this method also has some problems as discussed earlier.
2.2.2 Convection Approach
In the convection method, the heat transfer medium is air or fluids. The
benefit of using air flow is that air generally has a lower thermal mass. Following
is three baking apparatus based on convection method.
Figure 2.6 shows an example of a hot air chamber for the PEB process, where
the wafer sits on three pins and an inert gas flow is pushed into a chamber to
achieve a uniform temperature distribution inside the chamber [57].
Figure 2.7 shows a liquid bath chamber for baking a wafer, where the liquid can
be re-circulated to maintain a constant and uniform temperature gradient across
the substrate [58].
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Figure 2.6: Schematic of hot air chamber for PEB step
Figure 2.7: Schematic of a re-circulated liquid bath baking apparatus
Figure 2.8 shows a programmable multi-zone fluids injector system and each
zone is connected to a source of process fluids by means of appropriate passageways
[59]. Each zone has independent fluid control device to control the amounts and
the ratios of fluid.
One limitation of convection baking system is that a fluid piping system is
needed to handle circulation of fluid through the processing chamber. If the cir-
culation is not handled properly, there will be pockets of non-uniform heat in the
fluid. This will also lead to non-uniform temperatures on the wafer.
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Figure 2.8: Schematic of a programmable multi-zone baking system
2.2.3 Radiation Approach
With the heat radiation method, electromagnetic waves are used to heat up
the wafer. Figure 2.9 shows an example of heating up the wafer by using microwave
[60]. The benefit of using microwave is that it is much faster due to the higher
energy carried in the microwave.
Figure 2.9: Schematic of a radiation heating apparatus
Compared to conduction and convection methods, the temperature control
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ability of radiation methods is poorer and the cost is higher because of the com-
plexity of the system.
2.2.4 Combined Modes
The combined method employs more than one heat transfer mechanisms. Bet-
ter temperature uniformity across the wafer may be obtained by using a combined
method. In most combined designs, the hot plate plays a major heating role and air
flow or other fluid helps to improve the temperature uniformity across the wafer.
Figure 2.10 shows an example of a wafer baking system using a combined heat
transfer method, where the wafer is placed on the hot plate and hot air passes
parallelly over the wafer surface. The air flow maintains the uniform temperature
distribution over the wafer top surface [61].
Figure 2.10: Schematic of a combined wafer baking chamber
Figure 2.11 shows another example using combined heat transfer method [62].
In the baking oven, wafer is heated on a hotplate. A stream of hot air is injected
into the oven. A gas temperature controller is used to make sure that gas flowing
around a peripheral edge or outer portion of the wafer has a higher temperature
than that around the center portion of the wafer so that uniform temperature
distribution near the wafer surface.
Similar to the design shown in Figure 2.11, Figure 2.12 shows an apparatus
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Figure 2.11: Schematic of a combined wafer baking system
for baking resist on wafer [63]. Wafer is baked on hotplate inside the oven. Hot air
surrounds the baking chamber to achieve uniform temperature distribution inside
the oven.
 
Figure 2.12: Schematic of a combined baking resist system
Figure 2.13 shows an integrated multi-zone bake/chill system by using conduc-
tion and convection methods [28]. Each zone in the multi-zone plate is controlled
independently. Fluids are used to provide bulk heating or cooling to the plate via
a fluid heat exchange. Thermoelectric devices is used to provide localized, precise
and rapid control of both heating and cooling.
The detailed summary and comments of the related prior arts can be found
Chapter 2. Overview Of Wafer Bake/Chill System For Microlithography 28
 
Figure 2.13: Schematic of a multi-zone bake/chill thermal cycling module
in the Appendix.
2.3 Summary
According to the survey and related patents, hotplate is still the most pop-
ular method used in current wafer baking applications. This is mainly due to its
good temperature control ability. In order to achieve good temperature uniformity
across the wafer surface, multi-zone hotplate concept has been introduced and
each zone can be controlled independently. The reason why baking system based
on convection not so popular is the complexity of the fluid piping system. If the
circulation is not handled properly, there will be pockets of non-uniform heat in the
fluid and cause non-uniform temperature on the wafer surface. Although radiation
method can deliver faster transient response, higher cost and poorer temperature
control ability are the main limitation to implement this method. More baking
systems now are using combined modes to achieve good temperature uniformity,
and hot plate is still the major component in most of the systems. In this thesis,
an integrated wafer bake/chill system by using a stream of air is introduced. It
is a convection method. The initial proof of the concept is first presented in the
following chapter.
Chapter 3
Design Consideration And Proof
Of Concept
This chapter explores the use of air in a bake/chill system. It describes
the experimental results obtained when a wafer is placed in the path of a hot air
stream in three different configurations. The objective is to determine whether
uniformities of the velocity and temperature of the airflow is able to provide good
temperature uniformity on the wafer. Three different designs with the following
configurations are considered as follows :
1. Wind tunnel design where the air flow is horizontal
2. Chamber where the air flow is vertical (against gravity)
3. Chamber where the air flow is horizontal
Each of these designs is explained in the following sections.
3.1 Design 1: Based on the Wind Tunnel
Intuitively, uniform air flow in terms of temperature and velocity is expected
to deliver good temperature uniformity across the wafer surface. In this design, a
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recirculating wind tunnel, manufactured by Engineering Laboratory Design Inc.,
is used to provide uniform airflow in terms of temperature and velocity. This wind
tunnel is available at the Singapore Institute of Manufacturing Technology. Hence
in this initial proof of concept, experiments are carried out in the wind tunnel to
determine the feasibility of an air based bake/chill system for the wafer.
3.1.1 Experimental Set-up
As shown in Figure 3.1, a 150-mm wafer was placed in the test section such
that the surface of the wafer is perpendicular to the direction of airflow. The
maximum temperature setting of this wind tunnel is only 65 ◦C and the maximum
velocity possible is 5 m/s. Although this temperature setting is lower than the usual
PEB requirement, this wind tunnel is convenient for an initial proof of concept. In
the set-up, four resistive thermal devices (RTD) were attached on the wafer surface
to measure the wafer temperatures on four different locations. In addition, another
RTD was placed outside the wafer to measure the temperature of the airflow in
the wind tunnel. Figure 3.2 shows the relative positions of all the RTDs. The
temperature set point was 55 ◦C. Two velocity settings of 1 m/s and 5 m/s were
used in the experiments.
Figure 3.1: Wind tunnel set up








Figure 3.2: Wafer with RTDs
Notice that in the above configuration, the wafer blocks the air flow perpen-
dicularly and thus the air velocity near the wafer surface is not uniform. The effect
of the uniform air flow velocity on the wafer temperature uniformity is investigated
by turning wafer surface 90 degrees and making the wafer parallel to the air flow
direction. In this case, the velocity magnitude near the wafer surface should be
more uniform. These two cases are discussed below.
3.1.1.1 Results for Vertical Configuration
Figure 3.3 shows the temperature profile at 5 m/s airflow. The wafer temper-
ature is approximately 53.5 ◦C at steady state. The different lines correspond to
the temperature readings from the RTDs, p1-p5. The reading from p5 consistently
shows the highest readings because it measures the temperature of the air stream
outside the wafer. p1-p4 are readings from the four RTDs placed on the wafer. A
summary of the experimental results for airflows of 1 m/s and 5 m/s are shown in
Table 3.1. If the maximum temperature difference among the four RTDs readings
is used to represent the temperature uniformity across the wafer surface, then the
temperature uniformity is 0.121 ◦C at steady state for the case of 5 m/s air flow.
The time constant of the heat transfer process is 22 seconds (from 25 ◦C to 43 ◦C).
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Figure 3.3: Temperature profile under vertical case(airflow is 5m/s)
Table 3.1: Experimental results of vertical case
Velocity (m/s) Time constant (s) |Tmax − Tmin|
1 49.4 0.197
5 22 0.121
Notes: Airflow temp.=55 ◦C; Average wafer temp.=53.5 ◦C; Time constant measured from 25 ◦C-43 ◦C
Comparing the experimental results between the 1m/s and 5 m/s airflows, it can
be seen that with increased airflow velocity, the time constant is decreased from
49.4 to 22 seconds and that the temperature uniformity is improved from 0.197 ◦C
to 0.121 ◦C. From this, it can be concluded that uniform airflow in terms of tem-
perature and velocity can deliver good temperature uniformity across the wafer
surface.
3.1.1.2 Results for Horizontal Configuration
Figure 3.4 shows the temperature profile at 5 m/s airflow when wafer is in a
horizontal position. The wafer temperature is approximately 53.13 ◦C at steady
state. A summary of the experimental results for airflows of 1 m/s and 5 m/s are
shown in Table 3.2. In this case, the temperature uniformity is 0.181 ◦C at steady
state for the case of 5 m/s air flow. The time constant of the heat transfer process
is 17.8 seconds (from 25 ◦C to 43 ◦C). Comparing the experimental results between






















Figure 3.4: Temperature profile under horizontal case(airflow is 5m/s)
Table 3.2: Experimental results of horizontal case
Velocity (m/s) Time constant (s) |Tmax − Tmin|
1 64.4 0.201
5 17.8 0.181
the 1m/s and 5 m/s airflows, it can be seen that with increased airflow velocity,
the time constant is decreased from 64.4 to 17.8 seconds and that the temperature
uniformity is improved from 0.201 ◦C to 0.181 ◦C. From this, I similarly conclude
that a higher air flow rate improves temperature uniformity.
3.1.2 Discussion
Based on the wind tunnel experimental results, the following conclusions can
be drawn :
1. The higher the air flow rate, the more uniform is the wafer temperature.
2. The higher the air flow rate, the faster is the wafer temperature transient
response.
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It is common knowledge that higher velocity of air flow has the effect of in-
creasing the convectional heat transfer coefficient. Thus the transient response
under higher air flow velocity is faster than that under lower velocity. The effect
of heat transfer coefficient on wafer temperature uniformity will be discussed in
Chapter 5.
There is, however, a significant difference between the vertical and horizontal
orientations of the wafer in the wind tunnel. In the vertical orientation, the hot air
impinges the wafer surface “simultaneously” on all points on the wafer. When the
hot air hits the wafer, there is possibly some turbulence at the wafer interface and
hence the uniformity of air velocity at the wafer is questionable. In the horizontal
orientation, the air flow is not severely impeded by the wafer and hence the air
velocity around the wafer is expected to be more uniform.
From the results in Tables 3.1 and 3.2, the vertical orientation gives better
uniformity under both higher and lower air flow velocity. The relative loss in
uniformity in the horizontal configuration is due to the loss of energy in the air
as it flows over the wafer in the horizontal direction. As the hot air traverses the
wafer, its energy is transferred to the wafer and at its trailing edge, the air is
cooler and this affects the temperature in that region of the wafer. Hence, overall
across the whole wafer, temperature uniformity is affected more than the vertical
orientation.
As for wafer temperature transient response, the vertical orientation gives
shorter time constant under lower air flow velocity, while gives longer time con-
stant under higher air flow velocity. This is because the heat transfer rate can be
enhanced both by the turbulence at the wafer interface and by increasing air flow
velocity. Under lower air flow velocity, the turbulence effect is bigger than that
of increasing air flow velocity, while under higher air flow velocity, the turbulence
effect is smaller than that of increasing air flow velocity.
However, in the case of the wind tunnel, the cross section of the wind tunnel
is many times larger than that of the wafer and thus it is not an ideal chamber as
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the volume of air required to be pushed through the chamber is disproportionately
large. In the next design, a smaller system is proposed for further investigation.
3.2 Design 2: The Vertical Integrated Bake/Chill
System
Figure 3.5 shows the schematic of the second prototype system. In this system,
hot air is pushed through the chamber from an inlet at the bottom. The wafer is
placed closer to the top of the chamber so as to allow sufficient space for the hot
air to mix before it reaches the wafer. In order to also prevent the hot air from
directly impinging the wafer, a physical block is placed some distance from the
inlet. The wafer sits on a ring structure which is mounted on wafer holder.
This design will be discussed in more details in the next chapter. Experimental








Figure 3.5: Schematic of vertical system
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3.3 Design 3 : Tapered Box Chamber
Figure 3.6 shows the schematic of the third prototype system which consists of
a tapered box chamber. The airflow is in the horizontal direction along the length
of the chamber. The wafer is placed on top of the chamber and is baked directly
by the heated air streams flowing below the wafer’s bottom surface. If the bottom
surface is parallel to the top surface of the box chamber, then the velocity of the air
flow in the chamber will be relatively uniform. If the slope of the bottom surface
of the chamber is made to taper at an angle, then the velocity of air flow will be
increased along the direction of flow. This varying velocity along the length of the
chamber is designed for a specific objective which will discussed in Chapter 5.
Figure 3.6: Schematic of tapered box chamber
3.4 Summary
The wind tunnel experimental results show that uniform air flow in terms of
temperature and velocity is able to deliver good temperature uniformity on the
wafer. In addition, higher air flow velocity can achieve faster transient response
and better temperature uniformity across the wafer surface. However, the wind
tunnel is not a practical equipment for the wafer fabrication both from the cost
and its physical size. Hence the second design (Design 2) was developed and will




In this chapter, a simple prototype is designed to replace the wind tunnel in the
last chapter. The wind tunnel is not a practical equipment for the wafer fabrication
facility, both from the viewpoint of its costs and physical constraints. It was used
only in our initial proof of concept. It will now be shown how a much simpler design
can yield reasonably good temperature uniformity without the sophistication of the
wind tunnel. The mechanical design is first described, followed by a description of
the simulation and experimental results for this prototype.
4.1 Prototype Design
Figure 4.1 shows the schematic of vertical prototype system. Hot air enters
the cylindrical chamber from the bottom inlet, and a solid board referred to as a
blocker is used to obstruct the airflow, thereby preventing the hot air from blowing
directly onto the wafer. As the chamber is larger than the wafer, a ring was
constructed around the inner wall of the cylindrical chamber. Its function is to
guide the hot air onto the wafer. The wafer is placed about 30mm above the
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opening at the ring by wafer holder. Finally, the exhaust air is allowed to escape
through an outlet at the top. Basically, this prototype tries to emulate the wind








Figure 4.1: Prototype schematic
The physical constraint encountered is that I only have one 30-mm diameter
hot air gun to supply the hot air. In order to achieve temperature uniformity across
the wafer, the prototype should be axis-symmetrical, which means the wafer and
hot gun inlet should be placed on the same axis. If the hot air coming out of the
small inlet heats up the wafer directly, the wafer will definitely have a hot spot at
the center. Thus a “blocker” is used to prevent the hot air from blowing onto the
wafer directly. The diameter of the chamber is much bigger than that of the wafer,
thus a ring is constructed to guide more hot air into contact with the wafer surface.
The chamber is made of stainless steel because of its easier in machining. However,
a lot of heat may be lost from the chamber because of its high conductivity.
4.2 Simulation Model and Steady State Results
Figure 4.2 shows the schematic of a 3-D model used in the FLUENT package
to simulate the wafer temperature distribution at steady state. As the wall of
the stainless steel chamber does not remain at the ambient temperature during
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the heating process, the simulation model actually extends beyond the physical
chamber to include a region of air. The boundary condition of this air region is
then defined as the ambient. This allows the temperature of the chamber wall to
be determined by Computational Fluid Dynamic (CFD) calculation [64]. Table 4.1
gives the dimensions of the model. The material properties of air are assumed to
be temperature-dependent while the material properties of the solids are assumed




















Figure 4.2: Schematic of simulation model
Figure 4.3 shows the wafer temperature distribution at steady state. The
inlet air temperature is 120 ◦C. It can be observed that the center has the highest
temperature while the edge has the lowest temperatures. The mean temperature
across the wafer is approximately 94 ◦C and the maximum temperature difference
across the wafer is only 0.197 ◦C which shows good temperature uniformity at
steady state.
Figures 4.4 and 4.5 show the temperature and velocity distributions, respec-
tively, taken at the chamber cross section. It can be seen that the highest temper-
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Table 4.1: Dimensions of simulation model
Items Parameters
Inlet diameter (d1) (mm) 30
Chamber diameter (d2) (mm) 310
Blocker diameter (d3) (mm) 100
Ring diameter (d4) (mm) 240
Wafer diameter (d5) (mm) 200
Outlet diameter (d6) (mm) 50
Extended diameter (d7) (mm) 620
Chamber wall height (h1) (mm) 280
Wafer-to-inlet distance (h2) (mm) 310
Ring-to-inlet distance (h3) (mm) 280
Blocker-to-inlet distance (h4) (mm) 80
Extended top/bottom distance (h5) (mm) 100
Chamber thickness (mm) 5
Inlet air velocity (m/s) 10
Inlet air temperature (◦C) 120
Ambient temperature (K) 300
Gauge pressure (pascal) 0
Table 4.2: Summary of simulation condition
Items Settings
Chamber wall material Stainless steel 304
Ring material Polycarbonate (PC)
Top/bottom cover material Polycarbonate (PC)
Blocker material Polytetrafluoroethylene (PTFE)
Extrude material Polycarbonate (PC)
Wafer thickness (mm) 0.75
Chamber thickness (mm) 5
Blocker thickness (mm) 7
Top/Bottom cover thickness (mm) 10
Ring thickness (mm) 10
Inlet boundary type Velocity inlet
Outlet boundary type Pressure outlet
Ambient air boundary type Pressure outlet
Solver type k-epsilon turbulence
Gravity (N ·m/s2) -9.81
Shell conduction Enable
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Figure 4.3: Wafer temperature distribution at steady state
Figure 4.4: Temperature distribution across section
ature comes from the incoming hot airflow while the lowest temperature is outside
the chamber in the air region that was discussed earlier. Between the blocker and
the wafer, a relatively uniform zone is formed which emulates a hot pot. In ad-
dition, I also observe that the temperature distribution around the chamber wall
determined by simulation is not constant. It ranges from 77 ◦C to 89 ◦C.
Figure 4.5 shows the velocity distribution in the cross section. The highest
velocity is due to the incoming airflow. Inside the chamber space, much of the air,
especially near the wafer, is almost stationary. This helps to achieve temperature
uniformity across the wafer surface because of uniformity in the velocity of the air
around the wafer, even though the velocity is almost zero.
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Figure 4.5: Velocity distribution across section
4.3 Experimental Set-up and Results
In this section, a simple prototype with the same dimensions as in the simu-
lation model was built and some experimental results are given. The objective is
to verify the simulation results by experiments.
4.3.1 Prototype System
Figures 4.6 and 4.7 show the external and interval views, respectively, of the
prototype. The chamber wall is made of stainless steel, which has a relatively high
thermal conductivity. Even though more heat may be lost to the environment
during the process, it has the advantage that it is easier to machine and fabricate.
The hot air was generated by a simple hot air gun. The temperature and velocity
of the airflow can be adjusted manually. The temperature of the inlet air was set
at 120 ◦C, and the velocity was set at 10m/s. As in the wind tunnel experiment,
three RTDs were attached on a 200-mm wafer surface at the center (denoted as
center), edge (side) and mid-point (middle) between the center and the edge, to
measure the wafer temperatures. Before the wafer was lowered into the chamber,
the chamber was initially warmed up by filling it with hot air. The wafer was
lowered into position after the chamber has reached some steady state temperature.
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Figure 4.6: Prototype(external view) Figure 4.7: Prototype(internal view)
This serves to emulate the actual operating environment where the chamber would
have reached a steady state after several runs of the heating process. Temperature
measurements were taken through a computer in real time.
4.3.2 Experimental Results
Figure 4.8 shows the three runs of experiments with successive ramp up and
cool down. In the final ramp up, the wafer temperature was approximately 106 ◦C
at steady state. The different lines correspond to the temperature readings from
different RTDs on the wafer. In the initial ramp up, the time constant is approxi-
mately 30 seconds (from 27 ◦C to 77 ◦C).
Figure 4.8: Temperature profile on wafer
Chapter 4. The Vertical Integrated Bake/Chill Prototype System 44
Figure 4.9: Temperature uniformity across the wafer
Notes: Ts, Tm, T c denote the temperature measured from the side, middle and center RTD
Figure 4.9 shows the maximum temperature difference among the three RTD
readings. The three lines correspond to three sets of temperature differences ob-
tained from differences between the center, middle and side RTDs. At steady state,
the maximum temperature difference between any two RTDs is less than 0.7 ◦C.
The maximum temperature difference (6 ◦C) throughout the whole process occurs
at the first ramp-up stage. This may be a result of the loading effect when the top
cover was removed. Some heat is lost and the chamber has to re-establish another
steady state. In the subsequent ramp-ups after cooling down, the non-uniformity
during the transients is much improved as can be seen in Figure 4.9. The second
ramp-up has only a maximum difference of 1.5 ◦C.
Comparing the experimental and simulation results, there is a 12 ◦C difference
in mean temperature at steady state. The temperature uniformity in the simulation
is much better than that in the experiments. Since temperature distribution across
wafer is a distributed problem, it is difficult to conduct a technical analysis. And
thus, simulation results are used to compared with experimental results. The
reasons for this difference can be explained in the following aspects:
1. In simulations, all heat transfer parameters are not known precisely. They
are based on typical values that are quoted in textbooks and elsewhere in
the literature.
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2. Simulations tend to be an over-simplification of the real process where some
assumptions have been made and only major factors were considered. For
example, the thickness of all solids were ignored and this is not true in the
experiment. In addition, not all details in the physical system are simulated.
In the simulation model, the wafer holder for the wafer was not included.
Hence its role in the influencing the temperature is completely neglected in
the simulation.
3. The differences in the three RTDs may also contribute to the differences in
the temperatures. Although these RTDs were calibrated, there are still small
differences amongst them.
Comparing with the temperature uniformity 0.2 ◦C obtained in the wind tun-
nel experimental results, only 1.5 ◦C temperature uniformity can be achieved by
the vertical design. The reasons for this are:
1. Wafer of 150 mm in diameter is used in wind tunnel case, while wafer of 200
mm in diameter in vertical design;
2. The quality of hot air flow is much better in wind tunnel than in vertical
design in terms of volume, temperature and velocity uniformity;
3. Heat loss from the stainless steel chamber wall in vertical design is much
more than that in wind tunnel case.
4.3.3 Comparison with Transient Simulation Result
So far I have only discussed the comparison between steady state simulation
results and experimental results. In this section, a transient simulation result is
obtained to compare with the experimental result.
Figure 4.10 shows a comparison of the transient responses obtained from sim-
ulation and experiment. The different lines correspond to the temperature from
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Figure 4.10: Transient response comparison between simulation and experiment
center, middle and side on the wafer for simulation and experiment respectively.
At steady state, the mean temperature derived from the experiment is 9 ◦C higher
than that from the simulation. This difference is most likely due to a mismatch
between the heat transfer parameters in the experiment and simulation models.
According to the basic heat transfer equations [65], this difference can be reduced
by lowering the thermal conductivity of air. The typical value of air thermal con-
ductivity is 0.0314 W/(m ·◦ C) at 100 ◦C. If the thermal conductivity is reduced
from 0.02 to 0.01 W/(m ·◦ C), the steady state temperature in the simulation be-
comes 3 ◦C higher than that in the experiment. If the difference at steady state is
smaller, the transient responses can also be expected to be closer too. According
to Figure 4.10, initially the time constant are approximately 30 seconds for experi-
mental case and approximately 35 seconds for simulation results (from 27 ◦C to 77
◦C). If the simulation curves become closer to the experimental curves, the time
constant for both cases are also closer.
4.4 Summary
A simple vertical prototype, which tries to emulate the wind tunnel environ-
ment with its simple and small structure, is presented in this chapter. Using this
prototype, the maximum temperature difference across the wafer surface under
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simulation results, 0.197 ◦C, is much better than that under experimental results
which is 1.5 ◦C. At steady state, the mean temperature derived from the experi-
ment is 9 ◦C higher than that from simulation. The difference between simulation
and experiment results are discussed earlier. By proper choice of heat transfer
parameters such as thermal conductivity of air, the two results can be made to be
closer.
In the next chapter, a third design consisting of a box chamber is proposed
and investigated. The advantage of this design is that it allows control of the




This chapter presents an innovative apparatus for wafer baking/chilling using
a stream of temperature controlled airflow. This apparatus takes the form of
a baking chamber on which the wafer is placed. A stream of hot air is passed
through the chamber below the wafer. Heat is transferred from the hot air to the
wafer from the bottom surface of the wafer. If the chamber has a uniform cross
section, heat will be lost along the direction of flow and eventually the far-end of
the wafer will be cooler. As a result, temperature uniformity across the wafer may
be poor. In our innovation, I have designed a tapered chamber through which the
hot air flows. The idea is to increase the speed of the air flow through the chamber
which in turn improves the heat transfer coefficient between the hot air and the
wafer. This helps tremendously in achieving temperature uniformity on the wafer.
A numerical analysis and simulation results are used to support our design. I show
how the gradient of the tapered chamber affects temperature uniformity and I are
able to deduce the optimal gradient under simulation conditions.
5.1 Design Considerations
In this section, a simple method is presented to achieve good temperature
uniformity across the wafer surface. Figure 5.1 shows a schematic drawing of the
48
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design. The baking system is a chamber with a specially designed bottom surface
with a certain profile. The temperature controlled air is chandelled through the
chamber. The wafer sits on the top surface of the chamber and is baked and
chilled from its bottom surface. Different airflow velocity profiles along the length
of the chamber can be achieved by different profiles of the bottom surface. During
the baking process, hot air will be pushed through the chamber while during the
chilling process, cooler air will be pushed in instead. With a specially designed
profile for the bottom surface of the chamber, good temperature uniformity across
the wafer surface can be achieved in the baking or chilling process. Thus, both
the baking and chilling process can be achieved without moving the wafer. This
has advantages in terms of temperature control, contamination minimization and
shorter processing time since no mechanical transfers are required.
Figure 5.1: Schematics of box-type chamber with curved bottom surface
In this design, the mechanisms for heat transfer from the hot air streams to
the wafer are via conduction and convection. As the hot air traverses the chamber,
it loses heat energy in the direction of the flow. Thus, in order to increase the
heat transfer coefficient as the hot air traverses the chamber, the velocity of the air
flow should be increased in the same direction as the air flow. The profiling of the
bottom surface allows us to achieve a higher air flow rate. Thus the design of this
profile is important. Now contrast this design with an un-profiled bottom surface.
Suppose the same air stream is channelled through the chamber. As it traverses
the un-profiled chamber, a similar velocity profile is maintained throughout the
chamber. At the same time, heat is continuously being absorbed by the wafer and
also lost to the surrounding. As the air stream gets cooler, the heat transfer to the
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wafer becomes less efficient. With a profiled chamber where the exit is narrower
than the entrance, heat transfer coefficient is increased as the velocity increases due
to the conservation of mass as it moves through the chamber. By careful design of
the chamber, the reduced heat transfer can be compensated by an increase in the
convective heat coefficient. A simple analysis of this effect will be given in Section
5.3
Ideally, the profile of the bottom surface should be designed such that com-
pensation achieves near perfect uniformity. However, the relationship between the
convective heat transfer coefficient and velocity profile is highly complex and non-
linear. In order to simplify the problem, a simple profile with a constant gradient
for the bottom surface of the chamber is designed. This is shown in Figure 5.2. The
effect of different gradients on temperature uniformity is numerically investigated
using FLUENT. Table 5.1 shows the dimensions of the model. The wafer is placed
on the top center of the chamber. The box length and width are set to three times
of wafer diameter, which are enough for uniform inlet air flow in terms of velocity
and temperature to be stable near wafer surface. In order to reduce the heat loss,
the chamber material is chosen as Polycarbonate (PC) which has a much lower
thermal conductivity than the silicon wafer.
Figure 5.2: Schematics of flatten-bottom box-type chamber with slope angle
5.2 Model and Analysis
This section shows the standard turbulent model and corresponding boundary
conditions which were used in the FLUENT simulation. The governing equations,
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Table 5.1: Dimensions of simulation model
Items Values
Chamber length (mm) (L) 600
Chamber width (mm) (W) 600
Chamber height(inlet)(mm) (H) 78
Wafer diameter (mm) 200
Wafer thickness (mm) 0.7
Wafer position Top center
Navier-Stokes equations, are first described, followed by the κ − ε model, widely
used in association with the Reynolds Averaged Navier-Stokes equations for calcu-
lating various types of turbulent mean flows. Finally the corresponding boundary
conditions are introduced. Since the flow speed is much lower than the speed of
sound, incompressible flow is enough to describe our case.
5.2.1 Mathematic Model (Navier-Stokes Equations)
Turbulent flows are characterized by fluctuating velocity fields, and these fluc-
tuations cause the transported quantities such as momentum and energy to fluc-
tuate as well. The standard practice in modeling this complex phenomenon is via
the Navier-Stokes equations which describe how the velocity, pressure, temperature
and density of a moving fluid are related. They consist of continuity equations for
the conservation of mass, momentum and energy equations. For incompressible


























− ρµiT ′] = 0
where:
ρ : Air density, kg ·m−3;
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Ui : Air velocity in i direction, m · s−1;
P : Pressure, Pa;
µ : Viscosity; kg ·m−1 · s−1;
Pr : Prandtl number of air;
T : Temperature, K;
ρµiµj : Turbulent effect, renolds stresses;
ρµiT ′ : Net rate of enthalpy in i direction;
In general, the Navier-Stokes equations are very difficult to solve exactly. In
order to solve them, one approach is to apply time averaging to remove the small
and high frequency fluctuations in the flows, resulting in mean flow quantities
which are still applicable. The Reynolds averaging method can be used to trans-
form the equations in such a way that the small scale turbulent fluctuations are
not directly simulated. The Reynold-averaged Navier-Stokes equations represent
transport equations for the mean flow quantities only.
The standard κ − ε model which falls within this class of turbulent model is
a semi-empirical model [66]. Robustness, economy, and reasonable accuracy for
a wide range of turbulent flows account for the popularity in industrial flow and
heat transfer simulations. It includes two equations which are stated below and
the solution of these two equations allows the turbulent kinetic energy (κ) and its

































Gk : Turbulence kinetic energy due to the mean velocity gradients;
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Gb : Turbulence kinetic energy due to the buoyancy;
YM : Contribution of the fluctuating dilatation in compressible turbulence





σκ = 1.0 : Turbulent Prandtl number for κ;
σε = 1.3 : Turbulent Prandtl number for ε;
C1z = 1.44, C2z = 1.92, C3z = 0.09.
Based on the above mathematical formulation and heat conduction equation
in the solid phase, the computations were performed using air as the medium
which carries the heat. The governing equations are discretized using the first-
order upwind interpolation scheme, and the discretized equations are solved using
the SIMPLE algorithm. Typical relaxation factors were 0.3, 0.7 and 1 for pressure,
momentum and turbulence viscosity, respectively. For energy, the relaxation factor
was 1, whereas a factor of 0.8 was used for both turbulence dissipation rate and
turbulence kinetic energy. The solution was considered to have converged when
the energy residual was lower than 10−6 and the other terms were lower than 10−3
[64].
5.2.2 Boundary Conditions
The boundary conditions for the simulation model are as follows:
1. Velocity Inlet: At the inlet, the velocity of the airflow is 10 m/s and direction
is perpendicular to the inlet surface. The flow distributes uniformly across
the inlet. The temperature of the flow is 373K (100◦C). The turbulence
intensity is set as 1% and turbulence viscosity ratio is 1 which shows the
turbulence is considered relatively low.
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2. Outflow outlet: This boundary condition is used to model flow exits where
the details of the flow velocity and pressure are not known prior to solution
of the flow problem. Hence no boundary conditions are defined here.
3. Convective heat transfer chamber walls: The convection thermal condition is
used where the heat transfer coefficient is set at 5W/(m2K), and free stream
temperature is 300 K. The thickness of the chamber wall is 10mm. There is
no heat generation inside the chamber.
4. Convective heat transfer across wafer surface: This is similar to the chamber
wall boundary condition which is used to define wafer surface. Besides the
material difference, the wafer top and bottom surfaces are assumed to be 0
mm thickness since the wafer thickness is already considered in the simulation
model.
5.3 Effect of Tapered Chamber
In this section, the effect of the gradient of the bottom surface on the tempera-
ture uniformity across the wafer surface is presented and discussed. The simulations
are carried out using the FLUENT package. The grid design is also introduced,
followed by the simulation results.
5.3.1 Effect of Gradient on Heat Transfer
I are only concerned with the heat transfer between the hot air flowing in the
chamber and the wafer. In general, the heat flux is given by :
q = h(Ta − Tw)
where h is the convective heat coefficient, Ta and Tw are the temperatures of the
hot air and wafer respectively [65, 67, 68].
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The heat coefficient is an unknown nonlinear function of many variables, in-
cluding velocity, thermal conductivity, and others and is usually determined by







where k is the thermal conductivity of air, Nu is the Nusselt number which mea-
sures the enhancement of heat transfer from a surface that occurs in a ’real’ situa-
tion, compared to the heat transferred if just conduction occurred. It is a function
of the Reynolds (Re) and Prandtl (Pr) numbers and D is the characteristic dimen-
sion. Depending on whether the air flow is in the laminar, turbulent or transition
regimes, f(Re, Pr) contains a term of the form Reα where α ranges from 0.25 to
0.8 for laminar to turbulent flow respectively. The Reynolds number, in turn, is




where V is the flow velocity, ρ is the air density and µ is the viscosity. The Prandtl
number, however, is not a function of flow velocity.
Thus, the convective heat coefficient, h, is an increasing function of the flow
velocity, V , but their relationship is nonlinear. In a flow chamber with parallel
walls, the flow velocity is constant throughout the length of the chamber and
therefore h does not change significantly as the flow traverses the chamber. At
the same time, Ta decreases and hence the heat flux, q, drops along the length
of the chamber. In order to maintain a constant heat flux so as to obtain better
temperature uniformity on the wafer, a tapered chamber is designed so that V
increases along the direction of flow. For incompressible flows, the variation of
flow velocity, V (x), as a function of distance x from the entrance of the chamber




where A0 and A(x) are the cross-sectional areas at the entrance and at distance,
x, along the chamber, respectively, and V0 is the initial velocity. With a linearly
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tapered chamber of slope θ:
A(x) = W (H − x tan θ).
In theory, A(x) can be designed to compensate for the loss of q along x. But
in practice, this compensation cannot be precise because the knowledge of h is
limited by its nonlinear nature. Thus, in many problems involving flows and heat
transfer, analytical solutions are not possible and much dependence is placed on
simulations.
5.3.2 Grid Design
In complex simulations, one way of ensuring reliability in the numerical results
is to perform grid-independent tests. In this case, they were conducted only for
the chamber with 0 degree slope angle at the bottom surface. For other chambers
with non-zero slope angles, the same grid design was used without affecting the
accuracy of the results. Figure 5.3 shows the grid on the wafer and chamber top
surface. It can be seen that grid size on the wafer in the center is much smaller
than that of the chamber itself especially at the outer section. This was obtained
by gradually expanding the grid size by a factor of 1.1 from the wafer edge. This
provides a higher resolution at the wafer boundary which is more important than
the chamber itself. In the height direction, there are 25 grids and the grids were
gradually expanded from the top surface with a factor of 1.2 in order to allow a
greater resolution at the bottom surface of the wafer. This is not shown in Figure
5.3.
5.3.3 Simulation Results
Figure 5.4 shows the cross section of the chamber in the x-direction, which
corresponds to the direction of flow of the air stream. The gradient of the bottom
surface is varied by varying θ, the slope angle of the bottom surface of the chamber.
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Figure 5.3: Grid design of wafer and chamber top surface
The range of the slope angle θ is from 0 to 6.3 degrees in this simulation model.
The results are presented in terms of the wafer temperature distribution. Table
5.2 shows the simulation conditions.
Table 5.2: Summary of simulation conditions
Items Settings
Wall material Polycarbonate (PC)
Wall thickness (mm) 10
Inlet boundary type Velocity inlet
Inlet air velocity(m/s) 10
Inlet air temperature(K) 373
Ambient temperature (K) 300
Outlet boundary type Outflow
Nature heat transfer coeff. (W/(m2 ·K) 5
Solver k − ε
Figure 5.5 shows the airflow pattern in the cross section of a chamber with
θ = 4.6◦ slope angle. The arrows represent the flow direction and the colors
represent velocity magnitudes. Blue color represents the lowest velocity while red
represents the highest. It can be seen that velocity magnitudes along the chamber
is increased by the slope and the flow direction near the wafer bottom is parallel to
the wafer surface. Similar patterns can be obtained for chambers with other slope
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Figure 5.4: Cross section view of flatten-bottom box-type chamber with slope angle
angles.
Figure 5.5: Airflow pattern in cross section with 4.6◦ slope angle
Figure 5.6 shows the wafer temperature distribution with θ = 0◦. It can be
observed that wafer leading edge has the highest temperatures while the trailing
edge of the wafer has the lowest temperatures. The temperature distribution is
symmetrical with respect to the flow direction. The mean temperature across the
wafer is approximately 367K and the maximum temperature difference across the
wafer is only 0.698K.
Figure 5.7 shows the temperature profiles along the wafer diameter. The
different profiles in Figure 5.7 correspond to the temperatures at different θ values
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Figure 5.6: Wafer temperature contour (θ = 0◦)
ranging from 0 to 6.3 degree. Several observations can be made from this figure.
1. The average temperature increases with θ.
2. The temperature at the leading edge of the wafer also increases with θ.
3. The temperature at the trailing edge may or may not be higher than the
temperature at the leading edge. For example, when θ = 0◦, the trailing
edge temperature is lower than that at the leading edge. This indicates
insufficient compensation in the heat transfer. When θ = 6.3◦, the trailing
edge temperature is higher than that at the leading edge. This indicates an
overcompensation. Overall, this implies that there exists an optimal θ where
both the temperatures at the leading and trailing edges are equal. Under
the conditions of the simulation, the optimal θ is about 4.6◦ as deduced from
Figure 5.7.
Figure 5.8 shows the temperature uniformity across the entire wafer surface
at different θ values. Here the temperature uniformity is taken as the difference
between the maximum and minimum temperatures on the wafer surface. This
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Position (m)
Leading edge Trailing edge
Figure 5.7: Temperature profile of wafer diameter under different slope angle
figure shows that reasonably good temperature uniformity (less than 0.2K) can be
achieved for different values of θ between 3.5 and 5.1 degree. It can be seen that
there is a hump between 4 to 4.6 degree and the reason for this hump needs further
investigation.
Table 5.3 gives a summary of the simulation results. The Tmax and Tmin
temperatures are the maximum and minimum temperatures, respectively, across
the whole surface of the wafer. ∆T is the magnitude of the difference between
Tmax and Tmin.















Figure 5.8: Temperature uniformity for different slope angle
Table 5.3: Min and Max Temperatures for different θ values
Slope Angle (deg) Tmax(K) Tmin(K) ∆T (K) ∆T (C)
0 366.9562 366.2584 0.6978 0.6978
1 367.049 366.3658 0.6832 0.6832
2 367.2059 366.6744 0.5315 0.5315
3 367.3737 366.9747 0.399 0.399
3.5 367.481 367.287 0.194 0.194
3.7 369.379 369.188 0.191 0.191
3.9 367.613 367.444 0.169 0.169
4.2 367.678 367.493 0.185 0.185
4.4 367.889 367.604 0.285 0.285
4.6 367.796 367.642 0.154 0.154
5.1 367.944 367.749 0.195 0.195
5.5 368.098 367.829 0.269 0.269
5.8 368.487 367.937 0.550 0.550
6.3 368.629 368.035 0.594 0.594
Figure 5.9 shows the wafer temperature distribution when θ = 4.6◦. The
maximum difference in temperature across the wafer is 0.154K which is a 4-fold
improvement from the case when θ = 0◦.
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Figure 5.9: Wafer temperature contour (θ = 4.6◦)
Figure 5.10 shows the temperature uniformity across the entire wafer surface
for different airflow velocities while other conditions remain the same (slope angle
= 4.6◦, Inlet temperature = 373 K). It can be seen that the temperature uniformity
is improved significantly with increasing inlet airflow velocity up to 5 m/s. Once
the velocity is greater than 5 m/s, the improvement in temperature uniformity is
negligible. In all the above simulations, an inlet velocity of 10 m/s was used. Table
5.4 shows the summary of the simulation results.
5.4 Merits of Box-type Chamber Design
In comparison with the wafer baking technologies currently used in the in-
dustry, this design has the following obvious merits:
1. Simplicity which also allows for ease of integration without the need for
transfer of wafer. The baking and chilling processes can take place on the
same station.
2. Good temperature uniformity across the wafer surface. In this design, a













Figure 5.10: Temperature uniformity under different airflow velocity
Table 5.4: Temperature uniformity values with different inlet velocity
Velocity (m/s) Tmax(K) Tmin(K) ∆T (K) ∆T (C)
1 351.6687 351.1768 0.4919 0.4919
2 358.6114 358.2126 0.3988 0.3988
3 361.7766 361.4921 0.2845 0.2845
4 363.6292 363.4052 0.2240 0.2240
5 364.8570 364.6648 0.1922 0.1922
6 365.7386 365.5628 0.1758 0.1758
7 366.3954 366.2357 0.1597 0.1597
8 366.9222 366.7672 0.1550 0.1550
9 367.3502 367.1980 0.1522 0.1522
10 367.7960 367.6420 0.1540 0.1540
11 368.0066 367.8671 0.1395 0.1395
12 368.2650 368.1243 0.1407 0.1407
13 368.4972 368.3573 0.1399 0.1399
14 368.6996 368.5619 0.1377 0.1377
15 368.8701 368.7357 0.1344 0.1344
20 369.5338 369.4156 0.1182 0.1182
25 369.9571 369.8463 0.1108 0.1108
tapered bottom surface is used to control the speed of the air flow through
the channel which in turn improves the heat transfer coefficient between the
hot air and the wafer. This helps tremendously in achieving temperature
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uniformity of the wafer.
3. Fast temperature transient response
Without a large thermal mass commonly associated with the conventional
hot plates, this design is expected to achieve a faster temperature transient
response. The transient response can be controlled via the velocity of the
hot air stream.
4. Scalability. The design can be easily scaled up for multiple wafer processing,
thus improving productivity. Figure 5.11 is a schematic drawing to show
the extension of the baking chamber for multiple wafer processing. To ac-
commodate multiple wafers, the baking chamber is extended in the direction
perpendicular to the airflow. The wafers are placed in a row on top of the
chamber. A cover may also be designed to improve the temperature unifor-
mity across wafer surface.
Figure 5.11: Illustration of multiple wafer processing
5.5 Summary
In this chapter, a simple apparatus for wafer baking using a stream of hot air
was presented. Wafer temperature distribution on the wafer surface was numeri-
cally investigated as a function of the slope angle of the chamber bottom surface.
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Simulation results show that reasonably uniform temperature distribution across
the wafer surface can be achieved by choosing the bottom slope angle properly.
Besides this one-slope chamber, a two-slope bottom chamber will be presented in
the next chapter.
Chapter 6
Effect Of A Two-Slope Profile For
The Bottom Surface
In the last chapter, it was shown how the non-zero slope of the bottom surface
of the chamber helps in improving the temperature uniformity of a wafer that is
baked on the top surface of the chamber. In general, the profile of the bottom
surface need not have a fixed slope but can be a nonlinear function with respect to
the length of the chamber. Ideally, a nonlinearly profiled bottom surface should be
designed to achieve better temperature uniformity. However such a surface will be
very difficult to achieve as the analytical relationship between surface profile and
temperature uniformity is extremely complex. In this chapter, a 2-slope profile for
the bottom surface is investigated. Simulation results are presented to show its
effectiveness.
6.1 Design of a Piecewise Linear Profile
Figure 6.1 shows a schematic drawing of the box-type chamber with a general
profiled bottom surface. If viewing from the Y axis, the profile of bottom surface
can get a curve of projection inXOZ plane. Different projected curves can produce
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different air flow velocity profile along the chamber passage. In this way, certain
profiled bottom surface chamber can deliver reasonably good uniform temperature
distribution across the wafer. In chapter 5, the projected curve is a straight line
with different slope angle. This straight line is projected along the Y axis to form a
linearly bottom surface of the box-type chamber and it can be treated as a special





Figure 6.1: Schematic of projection direction and projected curve
For the general profile surface, normally the projected curve is a non uniform
rational B-splines (NURBS) curve, which is a piecewise rational polynomial func-
tion. If the control points of the NURBS are close enough, it can be treated as a
piecewise linear approximation [69, 70, 71].
Figure 6.2 shows the cross section of the chamber with a general profile surface.
The projected curve of the bottom surface is a NURBS curve where 10 control
points are chosen, x1, x2, ......x10, along the passage except the starting point of the
bottom surface. It can be seen that θ1, θ2...θ10 denote corresponding angles. x1
denotes the starting point of the wafer and x9 denotes the end point of the wafer.
The shape of the NURBS curve can be controlled by the locations of the control
points. If values of the X coordinate of each control point is fixed, the angle θi
can be used to determine the position of the control point xi. For example, the
location of the ith control point can be determined by θi and Xi. Therefore, a
NURBS curve can be represented by a series of sequence [θ1, θ2...θ10]. It can be
seen that the bottom slice below the wafer diameter has 8 equally spaced sections.
The profile below the wafer affect the wafer temperature directly, so more control
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points are used to determine the curvature of this part.
Figure 6.2: Schematics of the control points for bottom surface
In the design procedure, the sequence of determining control points location
is from left to right. For example, when varying θi to determine the location of ith
control point, all the angles with index greater than i are equal to 0. The evaluation
rule is to achieve the best temperature uniformity on the wafer diameter before
ith control point. Once the temperature variance on the wafer diameter is the
minimum, the ith control point being designed will be determined.
However, the analytical relationship between surface profile and temperature
uniformity is extremely complex so that such a surface is very difficult to get. In
order to show the effectiveness of a general profile, a two-slope profile chamber,
varying θ1 only while all other θi = 0, ( i = 2, . . . , n), will be investigated in the
next section.
6.2 Effect of a 2-Slope Profile
In this section, I consider the effect of only varying θ1 while all other θi =
0, ( i = 2, . . . , n). Compared to the single slope profile discussed in chapter 5,
the air flow contraction is completed before reaching the wafer leading edge in the
current design instead of along the whole length of the chamber. The simulation
conditions and dimension of the model are the same as Table 5.1 and Table 5.2.
Because the chamber is symmetrical with respect to the x-axis, simulation results
of a 2-D model is used in the initial investigation. In this section, a 2-D model is
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first shown, followed by the 3-D simulation results.
6.2.1 2D Simulation Results
Figure 6.3 shows the temperature profiles on the wafer diameter. Different
lines correspond to different values of θ1. It can be seen that the trailing edge of
the wafer shows lower temperatures than the leading edge at values of θ1 up to
about 16◦ or 17◦. When the θ1 = 18◦, the opposite occurs. Once again, this shows
that some optimal value of θ1 exists between 16




























Figure 6.3: Temperature profiles on wafer diameter at different θ1
Figure 6.4 shows the maximum difference in temperature along the wafer
diameter at different values of θ1. It can be seen that the temperature uniformity
is improved with increasing θ1 up to 17
◦ degrees, beyond which the temperature
uniformity worsens considerably. From Figure 6.4, the temperature uniformity
along the wafer diameter meets the 0.1◦C specification when θ1 is between 16◦ and
17◦. The simulation results are summarised in Table 6.1.
Based on the above results of the 2-D model, I conclude that temperature
uniformity of less than 0.1◦C can be achieved by profiling only one part of the
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Figure 6.4: Temperature uniformity on wafer diameter at different θ1
Table 6.1: Simulation results of 2D model
Slope Angle (deg) 0 3 6 9 12 15 16 17 18
Tmax (K) 367.91 368.23 368.63 369.10 369.67 370.34 370.57 370.89 371.29
Tmin (K) 366.60 367.09 367.67 368.36 369.17 370.15 370.51 370.84 371.15
∆T (K) 1.31 1.15 0.96 0.74 0.50 0.19 0.06 0.05 0.13
∆T (C) 1.31 1.15 0.96 0.74 0.50 0.19 0.06 0.05 0.13
bottom surface. In order to verify this result further, 3-D model is simulated next.
6.2.2 3D Simulation Results
In general, simulation results of 2D model on temperature uniformity may be
better than that of 3D model because a 2D model is a more simplified model of
the real application. Therefore it is necessary to verify the design results obtained
from the 2D model using a 3D model. Since the 2D simulation results show that
the temperature uniformity on the wafer diameter is good when θ1 is between 16
◦
to 18◦, the 3D simulation work will focus only on this range.
Figure 6.5 shows the temperature profiles on the wafer diameter obtained
from the 3D model. Different lines correspond to different values of θ1. Similar
conclusion as the 2D case can be drawn.






























Figure 6.5: Temperature profiles on wafer diameter in 3D model (16 < θ1 < 18)
Figure 6.6 shows a plot of the temperature uniformity across a 200-mm wafer
surface when the value of θ1 is from 16 to 18 degree. Table 6.2 shows the simulation
results. From the simulation results, the temperature uniformity across the wafer
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Figure 6.6: Temperature uniformity across wafer surface in 3D model (16◦ < θ1 < 18◦)
Figure 6.7 shows the 3D model of the chamber when θ1 = 16.82
◦. It can be
seen that the contraction of the airflow exists only in the first part of the chamber
and the bottom surface is parallel to the top wall for the rest.
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Table 6.2: Temperature uniformity across wafer surface
Slope Angle (deg) 16 16.5 16.75 16.82 16.88 17 17.25 18
Tmax (K) 371.00 371.31 371.41 371.43 371.48 371.55 371.73 372.40
Tmin (K) 370.86 371.16 371.30 371.34 371.38 371.45 371.62 372.23
∆T (K) 0.14 0.15 0.11 0.09 0.10 0.10 0.12 0.16
∆T (C) 0.14 0.15 0.11 0.09 0.10 0.10 0.12 0.16
Figure 6.7: Schematics of the box chamber at θ1 = 16.82◦
Figure 6.8 shows the temperature distribution on the whole wafer when the
value of θ1 = 16.82
◦. It can be seen that the temperature distribution is symmetri-
cal with respect to the wafer diameter in the direction of airflow. The temperature
uniformity across the entire wafer surface is 0.095◦C.
Based on the above simulation results, I conclude that temperature uniformity
can be further improved by profiling only one part of the chamber. The biggest
advantage of this design is simplicity.
6.2.3 Effect of Bottom Surface Curvature
In order to show the importance of the bottom surface profile, three cases of
simulations are conducted using 2D models. In each case, the temperature profile
on the wafer diameter is discussed. The three cases are:
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Figure 6.8: Wafer temperature distribution at θ1 = 16.82◦
1. The bottom surface profile with θ1 = 17
◦ which is similar to Figure 6.7. The
inlet velocity Vin of the hot air is 10 m/s and the exit velocity Vout after the
tapering is 53.7 m/s. The chamber height is 78 mm and 17.5 mm at the inlet
and outlet respectively.
2. The chamber is uniform in cross section with a height of 78 mm, but the
Vin = 53.7 m/s;
3. The chamber is uniform in cross section with a height of 17.5 mm, and
Vin = 53.7 m/s.
The common factor among the three cases is that the airflow velocities below
the wafer are all 53.7 m/s. The bottom surface has a tapered profile only in the
first case. All other simulation conditions remain the same.
Figure 6.9 shows the temperature profiles along the wafer diameter in all three
cases. Table 6.3 summarizes the simulation results. The average temperature of
case 3 is the highest. This is not too surprising because the chamber volume
is smaller and hence less heat is loss to the surrounding. Although the airflow
velocities below wafer are identical in all cases, the temperature uniformity of case






















Figure 6.9: Temperature profiles in three simulation cases
1 is still the best. Furthermore the temperature uniformity of case 3 is better
than that of case 2 because of higher heat transfer rate. The improvement of
temperature uniformity from case 2 to case 3 is not as significant as that of case
2 to case 1. This is an interesting result and it reaffirms the advantage of the
profiled chamber despite the two other cases (2 and 3) having uniformly high
airflow velocities. It shows that high airflow velocity alone does not automatically
lead to good temperature uniformity. As expected, this is because with uniform
airflow velocity, heat loss compensation cannot be achieved along the direction of
the flow.
Table 6.3: Temperature uniformity of three simulation cases
Cases 1 2 3
Tmax (K) 370.889 370.874 371.554
Tmin (K) 370.840 370.475 371.268
∆T (K) 0.049 0.399 0.286
∆T (C) 0.049 0.399 0.286
According to the simulation results, tapered chamber with two-slope profile
bottom can deliver better temperature uniformity of 0.095◦C than that of 0.154◦C
with uniform slope. It shows that nonlinear profile is essential to achieve better
temperature uniformity.
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6.3 Effect of Inlet Velocity
In order to show the effect of the inlet airflow velocity on wafer temperature
uniformity, a 2D model with 17 degree of θ1, which is shown in Figure 6.10, is
used in the simulation. The velocity effect will be investigated in two aspects: the
absolute value of the velocity setting and the velocity distribution uniformity in the
inlet cross-section. In order to simplify the problem, the temperature and velocity
profiles are assumed to be uniform in the previous discussion.
Figure 6.10: Schematic of 2D chamber with θ1 = 17o
In this section, the effect of different velocity setting with uniform distribution
is first discussed and followed by a discussion on a fixed velocity mean value with
different distribution profile.
6.3.1 Effect of Different Velocity Settings
Different airflow velocity settings with uniform profile are blown into the cham-
ber, and then temperatures readings are taken from the wafer diameter along the
passage at steady state. The maximum temperature difference along the wafer
diameter is taken to represent the wafer temperature uniformity.
Figure 6.11 shows the temperature uniformity on wafer diameter under differ-
ent velocities. It can be seen that the temperature uniformity has been improved
with increasing the inlet velocity settings, especially at lower range of velocity
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(Vin < 5m/s). When the velocity is higher than 5 m/s, the temperature unifor-
mity approaches a certain value finally. This final value is around 0.05◦. Table
6.4 provides the simulation results of the temperature uniformity with different
inlet airflow velocity settings. It is also noted that the absolute value of wafer


























Figure 6.11: Wafer temperature uniformity at different airflow velocity
Table 6.4: Simulation results of inlet velocity effect
Velocity (m/s) 1 2 3 4 5 8 10 15 20 25
Tmax (K) 363.32 366.69 368.17 369.03 369.59 370.53 370.89 371.40 371.67 371.85
Tmin (K) 362.59 366.47 368.06 368.96 369.54 370.49 370.84 371.34 371.62 371.79
∆T (K) 0.74 0.22 0.11 0.07 0.05 0.04 0.05 0.05 0.05 0.05
∆T (C) 0.74 0.22 0.11 0.07 0.05 0.04 0.05 0.05 0.05 0.05
6.3.2 Effect of Different Velocity Profile
For the internal duct flow, the parabolic form in Z direction is a good repre-
sentation of the velocity profile in the cross-section. As shown in Figure 6.10, the
profile formula of the velocity can be:
V (z) = 10 ∗ (1 + a ∗ z2)
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where a is the variable that can vary the profile shape. In particular, when a = 0,
the velocity is a constant value of 10 m/s along the Z direction.
Figure 6.12 shows four different velocity profile used in the simulation. Dif-



























Figure 6.12: Different velocity profiles
Table 6.5: Summary of the different velocity profiles
a value 0 -50 50 1000
Vmax (m/s) 10 10 10.76 25.21
Vmin (m/s) 10 9.24 10 10
∆V (m/s) 0 0.76 0.76 15.21
Figure 6.13 shows the temperature profiles along the wafer diameter with
different airflow velocity profiles as shown in Figure 6.12. It can be seen that
the higher velocity near the wafer bottom results in higher wafer temperature.
Table 6.6 shows the simulation results of the temperature uniformity on the wafer
diameter. According to these simulation results, it can be seen that temperature
uniformity has no much difference (0.03◦ to 0.05◦) with a varying from 0 to 1000.
Thus wafer temperature uniformity has a low sensitivity to the velocity profile in
Z direction.
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Figure 6.13: Temperature profiles with different velocity profile
Table 6.6: Temperature uniformity with different velocity profiles
a value 0 -50 50 1000
Tmax (K) 370.89 370.85 370.92 371.43
Tmin (K) 370.84 370.80 370.88 371.40
∆T (K) 0.05 0.05 0.04 0.03
∆T (C) 0.05 0.05 0.04 0.03
Based on the above discussion, it can be seen that temperature uniformity can
be improved with the increasing of the absolute velocity settings, especially in the
low velocity range, and finally the temperature uniformity approaches a certain
value. In the meantime, the temperature uniformity has a low sensitivity to the
variance of the velocity profile in Z direction. Besides the velocity, the temperature
also affects the wafer temperature uniformity. In the next section, I will discuss
the effect of inlet temperature settings.
6.4 Effect of Inlet Temperature
Similar to the discussion of the effect of velocity, the effect of temperature is
also carried out from two aspects: absolute temperature settings and inlet tem-
perature profile. In this section, the effect of absolute temperature setting values
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is first discussed, followed by the discussion of the effect of different temperature
profile.
6.4.1 Effect of Different Temperature Settings
Figure 6.14 shows the temperature uniformity along the wafer diameter with
different inlet temperature settings. Again, the maximum temperature difference
on the wafer diameter is taken as wafer temperature uniformity. It can be seen
that temperature uniformity becomes worse within a small range with the increase
of the inlet temperature settings. Table 6.7 shows the simulation results of the
temperature uniformity. It is noted that the temperature uniformity varies from
0.04K to 0.07K when the inlet temperature setting changes from 353K to 413K.



























Figure 6.14: Wafer temperature uniformity at different temperature settings
Table 6.7: Simulation results of different temperature effect
Temperature (K) 353 363 373 383 393 403 413
Tmax (K) 351.52 361.21 370.89 380.55 390.21 399.85 409.49
Tmin (K) 351.49 361.17 370.84 380.50 390.15 399.79 409.42
∆T (K) 0.04 0.04 0.05 0.05 0.06 0.06 0.07
∆T (C) 0.04 0.04 0.05 0.05 0.06 0.06 0.07
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6.4.2 Effect of Different Temperature Profile
Similar to the velocity case, the temperature profile of the internal flow is set
as a parabolic form in the Z direction in the cross section:
T (z) = 373 ∗ (1 + b ∗ z2)
where b is the variable which changes the shape of the temperature profile. Par-
ticularly, when b = 0, temperature has the constant value of 373K.
Figure 6.15 shows the four different inlet temperature profiles used in the
simulation. Different curves correspond to different values of b. Table 6.8 shows

























Figure 6.15: Different inlet temperature profiles
Table 6.8: Summary of the different inlet temperature profiles
b value 0 -10 10 20
Tmax (K) 373 372.95 378.62 384.25
Tmin (K) 372.42 366.83 373.05 373.11
∆T (K) 0.58 6.12 5.57 11.14
∆T (C) 0.58 6.12 5.57 11.14
Figure 6.16 shows the temperature profiles along the wafer diameter with
different inlet temperature profiles as shown in Figure 6.15. It can be seen that
the higher temperature near the chamber top wall results in a higher value of the
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wafer temperature. Table 6.9 summarizes the temperature uniformity on the wafer
diameter. According to the simulation results, the wafer temperature uniformity
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Figure 6.16: Temperature profiles with different temperature profile
Table 6.9: Temperature uniformity with different temperature profiles
b value 0 -10 10 20
Tmax (K) 370.89 367.68 375.43 379.98
Tmin (K) 370.84 366.28 374.08 377.27
∆T (K) 0.05 1.40 1.34 2.71
∆T (C) 0.05 1.40 1.34 2.71
Based on the above discussion, the temperature uniformity has a low sensitiv-
ity to the variance of absolute setting value of inlet temperature, but has a high
sensitivity to the variance of the inlet temperature profile. The more uniform the
inlet temperature, the more uniform the wafer temperature. Combined with the
effect of the velocity, an airflow with a reasonable high inlet velocity and uniform
inlet temperature profile is required to achieve good temperature uniformity.
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6.5 Summary
In this chapter, a two-slope bottom surface profile was investigated to show
that a general profiled bottom surface can provide better temperature uniformity
across the wafer surface. In this design, airflow contraction only exists at the
leading part of the chamber. The results show that temperature uniformity has
been improved compared to the tapered-box chamber case. Besides the effect of the
2-slope profile, the effect of airflow velocity and temperature on the temperature
uniformity are also discussed. It can be concluded that the desired airflow to
achieve better temperature uniformity is the one with reasonable high inlet velocity
and uniform inlet temperature profile.
Chapter 7
Conclusion
The trend in the semiconductor industry is towards adopting larger wafer and
smaller CD to reduce the impact of the roaring cost. It is critical for CD control
to maintain stringent temperature uniformity across the wafer surface during PEB
processes, especially for the larger wafer size. The objective of this research is to
develop an integrated bake/chill system using a stream of airflow to achieve uni-
form temperature distribution across the wafer surface, as well as faster transient
response. This nonconventional approach is promising for the semiconductor in-
dustry because it is simple and is able to deliver better temperature uniformity
(at least in simulation) than conventional methods. In this chapter, the results are
summarized first, followed by some future developments.
7.1 Summary of Results
In this research, a box-type chamber with a profiled bottom surface has been
developed to meet the stringent temperature uniformity requirement in the PEB
step of the microlithography process. The heating mechanisms are convection and
conduction using a stream of hot airflow.
In chapter 2, an overview of the wafer bake/chill equipment was conducted.
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Based on the search results of the state of arts and related prior arts, stringent
temperature uniformity is still one of the challenges in the current semiconductor
industry, especially for larger wafer applications. Although a bake plate method
has a better temperature control ability than the convection baking method, the
convection baking method can be used for single wafer processing to achieve strin-
gent temperature uniformity.
In chapter 3, wind tunnel experimental results are used as initial concept proof
to verify our idea that uniform airflow in terms of temperature and velocity is able
to deliver good temperature uniformity across the wafer surface.
In chapter 4, a simple prototype, which tries to emulate the wind tunnel
environment with its simple and small structure, is presented. According to the
simulation and experimental results, this prototype can deliver reasonably good
temperature uniformity across the wafer surface. However, the drawbacks of low
energy efficiency and “crusting” phenomenon prevent this design from being viable.
In chapter 5, the box-type chamber design with a linearly bottom surface,
which is much simpler than the first design, is discussed. The idea is to control the
speed of the air flow through the channel which in turn improves the heat coefficient
of heat transfer between the hot air and the wafer. Simulation results based on this
linear profiled bottom surface show that reasonably good temperature uniformity
across the wafer surface can be achieved by choosing a certain slope angle.
In chapter 6, simulation results of a 2-slope profile for the bottom surface
show that a nonlinear profiled bottom surface can achieve better temperature uni-
formity. But a nonlinear surface is difficult to achieve due to the complexity of
the relationship between surface profile and the temperature uniformity. Besides
the bottom surface profile, the effects of airflow velocity and temperature on wafer
temperature uniformity are discussed. According to the simulation results, it can
be found that the absolute velocity value, especially in the low velocity range,
as well as inlet temperature profile uniformity are more important to the wafer
temperature uniformity.
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Based on above discussion, a clear picture of the box-type chamber with pro-
filed bottom surface can be obtained. In the next section, some future developments
will be given.
7.2 Future Developments
The objective of this thesis is to develop an integrated bake/chill system for
microlithography by using a stream of airflow. So far, the design is mainly based
on the extensive simulations due to the budget and time limitation. However,
more work can still be done for the design itself, such as adding some heat transfer
enhancing features into the chamber to improve the heat transfer coefficient further
[72][73]. This part of of work can be done by simulation as well as experiments.
It is desirable if a prototype system can be built based on the design results.
The biggest difficulty to built the prototype system is the airflow supply system.
Although the box-type chamber design is simple, the airflow supply system is much
complex. First of all, the airflow inside the system should be in recirculating form
so that energy efficiency is higher. According to the calculation, the energy needed
to heat up the wafer to a specified temperature is much lower than that to heat
up the airflow due to the high volume rate of airflow. Secondly, the system should
include two air tank to contain hot air and cold air so that baking and chilling can
be transferred easily. This is important to achieve fast transient response. Last but
not least, the system must have the capability to vary the inlet airflow temperature
and velocity setting. This will increase the requirements for the airflow blower and
heating system, but it is critical to achieve the desirable inlet airflow velocity and
temperature setting.
Generally speaking, engineering design is an iterative process that strives to
obtain the best or optimum design. The optimum design is usually the one that
meets the design requirements with a minimum expense of certain factors such as
cost and weight [74]. In conventional steps, first a prototype is designed based on
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past experience. Simulation or experiments are then used to validate the prototype.
Modifications to the first prototype can be made based on the results obtained.
Then simulations and experiments may be repeated. This cycle is repeated until
the objective is achieved or other conditions are satisfied, such as time or budget
limit.
So in summary, future development work can be classified into two categories:
design work and experimental work. Also, these two kinds of work should be in an
iterative pattern. Each of these steps require significant resources which is beyond
the scope of this thesis.
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Appendix: Prior Art Search
Report And Comments
This table contains the results of prior art search, comments on the relevancy





Relevant portion(s) / claim(s).
Relevance: [ N: Not, L:Low, M: Medium, H: High ]
1. JP patent[10055951], 1998:
Baking device and method [57]
[ H ] For Post Exposure Bake application. Wafer is baked by using a stream
of inert gas. The gas is injected into processing chamber from bottom and
exhausted from the top. Wafer is supported by three pins.
Difference with our invention: Air flow direction is different from the
horizontal one in our invention. Chamber wall is in regular shape. No chilling
is included.
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2. US patent[4743570],1988:
Method of thermal treatment
of a wafer in an evacuated en-
vironment [75]
[ H ]. In the vacuum chamber apparatus, a wafer is heated or cooled by
introducing a low pressure gas in a region between wafer and heating element.
The gas conducts thermal energy between wafer and heating element.
Difference with our invention: Air flow direction is different from the
horizontal one in our invention. Chamber wall is flat. This apparatus is




Method and device for baking
photoresist [76]
[ H ]. For photo resist baking process. A stream of inert gas at prescribed
temperature is blown for the prescribed period of time to the wafer on which
photo resist is formed. Many holes for blowing gas are disposed uniformly at
the plate to improve the temperature uniformity of the baking state.
Difference with our invention: Air flow direction is different from the
horizontal one in our invention. Uniform temperature distribution across the




injector for single-wafer semi-
conductor processing equip-
ment [59]
[ H ]. A programmable multi-zone fluids injector is used in single wafer pro-
cessing. Each zone is connected to a source of process fluids by means of
appropriate passageways. Each zone has at least one independent fluid con-
trol device to control the amounts and the ratios of fluids.
Difference with our invention: Air flow direction is different from the
horizontal one in our invention. Uniform or non-uniform gas distribution
across the wafer is obtained by uniform distribution of orifices. The apparatus
is not limited to baking and chilling process.
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5. US patent[2003/0057198
A1], 2003: Method and ap-
paratus for performing bak-
ing treatment to semiconduc-
tor wafer [62]
[ H ]. For photo resist baking process. In the baking oven, wafer is heated on
a hot plate. A stream of hot air is injected into the oven. A gas temperature
controller is used to make sure that the gas flowing around a peripheral edge
or outer portion of the wafer has a higher temperature than that around the
center portion of the wafer.
Difference with our invention: Wafer is heated mainly on hot plate. Air
flow direction is different from the horizontal one in our invention. Uniform
temperature distribution on wafer surface is achieved by temperature com-
pensation of air flow around the wafer. No chilling is included
 
6. US patent[6246030 B1],
2001: Heat processing method
and apparatus [61]
[ H ]. For uniformly baking. Wafer is heated on hot plate. A gas pre-heated
by a heater pass through the space above the wafer in parallel pattern so that
the wafer is kept uniform during heat processing.
Difference with our invention: Wafer is heated by hot plate. Air flow
direction is different from the horizontal one in our invention. Uniform tem-
perature distribution on wafer surface is obtained by the parallel gas flow over
the wafer. No chilling is included
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7. US patent[6056544], 2000:
Apparatus for baking resists on
semiconductor wafers [63]
[ H ]. For photo resist baking. Wafer is baked on hot plate inside the oven.
Hot air surrounds the baking chamber to achieve uniform temperature distri-
bution inside the oven
Difference with our invention: Wafer is heated on hot plate. Air flow
surrounds the baking chamber. Uniform temperature distribution on wafer
surface is obtained by uniform temperature distribution in side the oven. No
chilling is included.
 
8. US patent[4556785], 1985:
Apparatus for vapor sheathed
baking of semiconductor
wafers [77]
[ H ]. Wafer is baked on a circular hot plate. The hot plate is sheathed by
a uniform vapour flow. The vapour sheath can be drawn into the exhaust
chamber after passing over the wafer.
Difference with our invention: Wafer is heated on hot plate. Vapour is






[ H ]. Wafer is baked on hot plate. Baking and chilling are integrated into
one apparatus. Uniform heating of the wafer is achieved by minimizing air
movement between wafer and the bake plate. Wafers loading and unloading
are minimized.
Difference with our invention: Wafer is heated on hot plate. Uniform
temperature distribution on wafer is achieved by minimizing air movement
between wafer and the bake plate
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10. EP patent[0657918 A2],
1995: Method and apparatus
for baking and cooling semi-
conductor wafers and the like
[78]
[ H ]. Baking and chilling are integrated into one apparatus. Wafer is placed
in close proximity to a hot plate. A thermally conductive and non-reactive
gas is introduced into the air gap between wafer and hot plate. The gas is
preheated before introducing into the airspace from a bore of the hot plate.
Difference with our invention: Wafer is heated on hot plate by proximity
heating. Air flow direction is different from the horizontal one in our invention.
11. US patent[2001/0003901
A1], 2001: Integrated bake and
chill plate [79]
[ H ]. Baking and chilling are integrated into one apparatus. The integrated
bake and chill plate has one or more fluid channel in spiralling arrangement
inside. Different fluid flow pattern in different channels are used to achieve
uniformity temperature distribution on wafer surface. The integrated bake
and chill plate, the thermally conductive plate and the thermoelectric devices
are all in thermal contact with each other.
Difference with our invention: Wafer is heated mainly by hot plate.
Fluids in multiple channels are used.
 
12. US patent[5802856], 1998:
Multi-zone bake/chill thermal
cycling module [28]
[ H ]. Baking and chilling are integrated into one apparatus. Each zone in the
multi-zone plate is controlled independently. Fluids are used to provide bulk
heating or cooling to the plate via a fluid heat exchanger. Thermoelectric
devices is used to provide localized, precise and rapid control of both heating
and cooling.
Difference with our invention: Wafer is heated mainly on hot plate.
Fluids are used.
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13. US patent[2003/0124469
A1], 2003: Method and appa-
ratus for uniformly baking sub-
strate such as photomasks [58]
[ H ]. For photo resist baking process. Wafer is baked on hot plate. Liquid
bath is used to provide heat to hot plate, and liquid can be re-circulated to
maintain a constant and uniform temperature gradient across the plate.
Difference with our invention: Wafer is heated on hot plate. Fluids are
used to provide heat to the plate. No chilling is included.
 
14. US patent[5294778], 1994:
CVD platen heater system uti-
lizing concentric electric heat-
ing elements [54]
[ H ]. Wafer is baked on hot plate. Hot plate includes multiple graphite
resistance heaters and each heater is controlled independently. The multiple
heaters include a spiral shaped main resistance heater and two single turn
edge loss heaters.
Difference with our invention: Wafer is heated on hot plate. No chilling




heater and reactor process and
apparatus [80]
[ H ]. For uniformly heating process. Wafer is heated on hot plate. Hot plate
contacts directly with the heating source positioned within the reactor. Heat
is uniformly transferred to the plate by molten metal which has a low melting
point and high boiling point.
Difference with our invention: Wafer is heated on hot plate. No chilling
is included. No air flow is used.
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16. US patent[6576572 B2],
2003: Method of heating a sub-
strate using a variable surface
hot plate for improved bake
uniformity [56]
[ H ]. For uniformly baking process. Hot plate has a non-flat top surface.
Uniform temperature distribution across the substrate can be achieved by
varying the distance between wafer and plate.
Difference with our invention: Wafer is heated on hot plate. No chilling
is included. No air flow is used.
 
17. US patent[2002/0092839
A1], 2002: Method of making
an integrated circuit [81]
[ H ]. The invention can be used for photo resist baking process. Wafer is
heated both by below hot plate and upper heating element. Wafer is inserted
between to get uniformly baking.
Difference with our invention: Wafer is heated on hot plate. No chilling
is included. No air flow is used.
 
18. US patent[2004/0048219
A1], 2004: Baking apparatus
for manufacturing a semicon-
ductor device [82]
[ H ]. Wafer sits on the hot plate. Hot plate is located in the chamber, and
a thin film with low emissivity extends over the inner surface of the cover so
that the heat loss to the outside can be reduced.
Difference with our invention: Wafer is heated on hot plate. No chilling
is included. No air flow is used.
 
